6610 7210 Schematics

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Block diagram 1 (ver.0.0 ed.4)

TXPWRDET

TXQM

TXQP

VBAT

VCTCXO

VCTCXOGnd

VR1

VR2

VR3

VR4

VR5

VR6

VR7

VrefRF01

VrefRF02

RF

AFC

IPA1

IPA2

Mode

RFBusClk

RFBusData

RFBusEna1

RFTEMP

RXI

RXQ

Reset

TXA

TXC

TXIM

TXIP

TXP

5

6

2
1
0

0

1

2

3

1

8

9

7

6

0

9

2

7

6

5

4

RFCONV_O(9:0)

RFICCTRL_O(2:0)

SLOWAD_O(6:0)

VBAT

VR7

SYS

schematic

GENIO_O(31:0)

LPRFCLK_I

PUSL_O(3:0)

RFAUXCONV_O(2:0)

RFAUX_O(1:0)

RFCLKGND_I

RFCLK_I

RFCONV_ANA_O(16:0)

RFCONV_DIGI_O(16:0)

VR2

VR3

VR5

VR4

VR6

GENIO_O(31:0)

SLOWAD(6:0)

IPA1

IPA2

VR1A

Mobilchips

Schematics & manuals on www.mobilchips.com

___Mobilchips__

Schematics & manuals on www.mobilchips.com

___Mobilchips__

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Block Diagram 2 (ver. 0 ed. 275)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

System connector/baseband (ver.0.0 ed. 51)

Name

Vanessa System Connector

COPYRIGHT(C) NOKIA MOBILE PHONES ALL RIGHTS RESERVED

Appr

dd-mm

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

$dct4bb/sa/SYS/key_ui

File

COPYRIGHT(C) NOKIA MOBILE PHONES. ALL RIGHTS RESERVED

THIS DRAWING IS PROTECTED BY COPYRIGHT AS AN UNPUBLISHED
WORK

UNAUTHORIZED REPRODUCTION OF THIS DRAWING IS NOT PERMITTED

THIS DRAWING CONTAINS PROPRIETY AND CONFIDENTIAL INFORMATION

DCT4 Common Baseband

Assoc

Vanessa User Interface

Name

User Interface (ver. 0.0 ed. 53)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

SIM reader (ver.0.0 ed. 15)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Power management (ver. 1.3 ed. 106)

User Interface

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

DC/DC converter (ed. 0.0 ver.8)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Old power discrete (ver. 0 ed.7)

CCP

CCN

VPUMP

SIMIODA_IN

SIMIODA_OUT

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Light filtering (ed. 2.0 ver 27)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Power thermal resistor

RES_OUT

RES_IN

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

UPP_8M (ed. 2.0 ver. 101)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

UPP decoupling capacitors (ed.1.3 ver. 9)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Flash (ed. 2.0 ver.28)

USE nmp128mbit_54mhz

NOTE !!

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Flash decoupling capacitors (ver. 2.0 ed.4)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

FM radio IC (ver.1.3 ed 145)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

FM radio unit (Ver. 0.0 ed. 117)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

RF/BB interface (ver. 1.3 ed. 40)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Audio (ver. 0.0 ed. 41)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

IR (Ver. 0.0 ed. 32)

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

IR thermal resistor (ver. 0.0 ed. 5)

RES_IN

RES_OUT

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

RF Block Diagram (ver. 0.0 ed.5)

VPCTRL_1800_1900

VPCTRL_900

VR6

VTXB_1800_1900

VTXB_900

VTXLO_900

RF9219

POWER_AMP

BANDSEL_1800_1900

DC_sense

DET

Iref_1800_1900

Iref_900

Mode

RFinM_1800_1900

RFinM_900

RFinP_1800_1900

RFinP_900

RFout_1800_1900

RFout_900

VBAT

FRONT_END

LNAB_P

LNA_P

RX_OUTM_DCS

RX_OUTM_EGSM

RX_OUTM_PCS

RX_OUTP_DCS

RX_OUTP_EGSM

RX_OUTP_PCS

TX_IN_DCS

TX_IN_EGSM

VANT_1

VANT_2

VANT_3

VPCTRL_G

VPCTRL_P

VP_D_SEL

VR1

VR2

VR3

VR4

VR5

VR6

VR7

VTXLO_G

VTXLO_P

VTX_B_G

VTX_B_P

VrefRF01

VrefRF02

Reset

TXA

TXC

TXIM

TXIP

TXP

TXQM

TXQP

VANT_1

VANT_2

VANT_3

VB_DET

VCTCXO

VCTCXOGnd

VC_1

VC_2

INP_D_RX

INP_G_RX

INP_P_RX

LNAB_D

LNAB_G

LNAB_P

LNA_P

OUTM_G_TX

OUTM_P_TX

OUTP_G_TX

OUTP_P_TX

RFBusClk

RFBusData

RFBusEna1

RFTEMP

RXI

RXQ

HELGA

AFC

DET

INM_D_RX

INM_G_RX

INM_P_RX

TXA

TXC

TXP

TXIP

TXIM

TXQP

TXQM

AFC

VCTCXOGnd

RFBusClk

RFBusData

RFBusEna1

Reset

VR1

VR2

VR3

VR4

VR5

VR7

VrefRF01

VrefRF02

RFTEMP

VCTCXO

RXI

RXQ

TXPWRDET

IPA2

IPA1

VBAT

VR6

Mode

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

RF shields (ver. 0.0 ed.6)

BB GLOBAL GND HOLES

E?

E?

GND

J?

GND

GND

A100

SHIELD ASSY

NHL-4

HELGA

DMC04061

17

18

19

2

20

21

22

23

24

3
4
5
6

7

8

9

SHIELD

DMC04525

A102

NECTAR

NHL-4

1

10

11

12

13

14

15

16

DMC04061

HELGA

NHL-4

SHIELD ASSY

A101

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

RF IC HELGA (ver. 0.0 ed.2)

not_assembled

C575

Last references:

1p0

C502

R550
0R

not_assembled

0R

not_assembled

R551

R520

2x5k6

R517

5k6

6k8

1

2

3

4

5

R523

T500

LDB15C101A3700

0p7

C568

GND

22k

R541

not_assembled

L=5.0

W=0.12

Z503

J512

C536

J510

J511

not_assembled

47p

J509

100n

C555

10p

2

1

4

3

5

6

7

8

not_assembled

C542

C545
4x470p

27p

C531

not_assembled

C571

100p

R524

not_assembled

22p

C570

/4 100R

0R

not_assembled

not_assembled

R539

100p

C569

2x5k6

R516

not_assembled

L510

3n3H

4n7H

L500

not_assembled

R538

0R

10n

C554

150p

C503

2k2

not_assembled

0R

R519

100p

C511

not_assembled

R531

L511

600R/100MHz

270p

C505

J501

18p

C532

not_assembled

C509

1p8

GND

J502

not_assembled

C538

1n0

not_assembled

0R

R518

270p

C550

C551

27p

2n2

C504

R502

9k1

GND

R503

4k7

56p

R501

1k0

C520

220n

GND

1n0

C540

not_assembled

C534

2n2

C507

4k7

R525

100n

C552

C500

3n9

22k

R505

VC

VCC

OUT

GND

not_assembled

G500

IM060

not_assembled

22k

R504

not_assembled

C513
10n

56p

C533

220R

R507

Vcon

GND

OUT

+VCC

not_assembled

J503

G501

26MHz

KT20-KEU27L

L501

4n7H

100p

C553

10p

not_assembled

J504

not_assembled

C573

R527

2x10k

100p

C572

not_assembled

3n9

C523

not_assembled

15k

R522

47p

C535

100n

C549

L=5.0

GND

Z502

W=0.12

C560

10p

P9

RXQ

C537

100p

C2_BB1_I

P2

VC_2

VC_1

P3

P4

TXI_0

P5

TXQ_180

P6

VPRE

P7

INM_LO

INP_LO

P8

GND_BB

M9

OSC_IN

N1

N14

C1_BB1_I

P1

GND_BUF

TXP

P10

OUT_BB1_I

P11

P12

C2_BB1_Q

P13

C1_BB1_Q

P14

M12

IN_DCN2_I

M14

IN_DCN2_Q

M3

OSCBUF_REF

M4

TXI_180

TXQ_0

M5

GND_PRE

M6

M7

GND_LO

VREF_RX

M8

K9

VF_RX

OUT_CP

L1

VBB

L12

RB_EXT

L14

L3

GND_DIG

GND_CP

M1

M10

TXA

RXI

M11

K10

GNDF_RX

K12

K14

VB_EXT

RFTEMP

K3

GNDBB_TX

K5

VLO

K6

K7

NC2

OUT_BB1_Q

K8

H5

DISEL

J1

SLE

NC1

J10

J12

CM_F_Q

J14

CP_F_Q

J3

VDIG

REFOUT

J5

K1

VCP

TXC

G14

CP_F_I

RESET

G3

G5

SCLK

MODOUTP_G_TX

H1

CM_DTOS_Q

H10

CP_DTOS_Q

H12

H14

CM_F_I

SDATA

H3

F10

VP_D_SEL

CM_DTOS_I

F12

F14

NC3

F3

LNAB_G

F5

VANT_1

MODOUTM_G_TX

G1

G10

VANT_3

CP_DTOS_I

G12

E14

GND_LNA

E3

VPECTRL_FB

LNAB_P

E5

LNAB_D

E6

E7

VPECTRL3

VPCTRL_P

E8

E9

VPCTRL_G

VANT_2

F1

C9

VTX_B_G

INM_G_TX

D1

VRF_RX

D12

D14

VB_DET

GNDRF_TX

D3

E1

VBIAS_G_TX

GND_LNA2

E10

GNDRF_RX

E12

C12

LNA_P

INP_G_RX

C14

VRF_TX

C3

GNDRF_TX2

C4

C5

VTXLO_P

C6

VPECTRL2

VPECTRL1

C7

VPGCTRL_FB

C8

A7

OUTM_P_TX

OUTP_P_TX

A8

VPAB

A9

B1

MODOUTP_P_TX

INM_G_RX

B14

C1

INP_G_TX

VTXLO_G

C10

C11

VLNA

INP_P_RX

A12

A13

INM_D_RX

INP_D_RX

A14

A2

OUTM_G_TX

OUTP_G_TX

A3

A4

OUTP_S_TX

A5

OUTM_S_TX

DET

A6

N500

HLGA618A

MODOUTM_P_TX

A1

VTX_B_P

A10

A11

INM_P_RX

R500

5R6

1p5

C574

not_assembled

C575

1p5

not_assembled

not_assembled

C522

18p

C508

not_assembled

1p8

not_assembled

C512

10n

82p

1n0

C543

C501

1uH

L506

1k0

R540

not_assembled

VANT_3

VTXLO_G

LNA_P

RFBusData

RFBusData

RFBusClk

RFBusClk

RFBusEna1

RFBusEna1

Reset

Reset

VC_1

RXQ

RXI

VrefRF02

VR3

OUTM_G_TX

OUTM_P_TX

VPCTRL_G

TXA

VR7

LNAB_D

LNAB_P

VTXLO_P

VANT_2

VANT_1

VrefRF01

VTX_B_P

INM_D_RX

LNAB_G

INP_D_RX

VC_2

INM_P_RX

VPCTRL_P

INP_G_RX

INM_G_RX

VR5

OUTP_G_TX

DET

VP_D_SEL

VTX_B_G

OUTP_P_TX

VR2

RFTEMP

VCTCXO

TXIM

TXIP

TXQP

TXQM

AFC

VCTCXOGnd

VR1

VB_DET

TXP

TXC

VR4

VR6

INP_P_RX

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

RX Front End and Antenna Switch (ver. 0.0 ed.2 )

L805

10nH

L821
12nH

VCC

2

GND

3

OUT

4 GS
5 GND
6 IN

C804
100p

V802

BGA428

1

22p

C835

not_assembled

C830

1p5

10R

R800

not_assembled

5p6

C837

R808

1

1

R808

/2 1k0

/2 1k0

R801

100R

10nH

L809

C826

2p7

100n

L803

not_assembled

C827

47nH

4

5

3

not_assembled

L822

6n8H

GSM1800-Rx
GSM1800-Rx

EGSM-Rx
EGSM-Rx

ANT

BFM505

V801

DGM002M06

GSM1900-Rx

VC1

EGSM-Tx

VC2

GSM1800/

1900-Tx

VC3

Z800

C806
10p

J804

L824

3n3H

C829

J257

1p5

C807

100p

100nH

L811

100p

C805

not_assembled

C828

100p

C808

15p

2

6

J802

V801

BFM505

1

OUT

C836

5p6

6n8H

L823

1960MHz

Z806

B39202-B7740-C810

IN

not_assembled

3p9

C838

C831

47p

C839

3p9

3n9H

L800

Z802

LDB20C201A1900

3n9H

L826

not_assembled

not_assembled

L825

100nH

L810

10nH

TX_IN_DCS

VANT_2

TX_IN_EGSM

VANT_1

RX_OUTM_DCS

RX_OUTP_DCS

L827

8n2H

LNAB_P

RX_OUTM_EGSM

RX_OUTP_PCS

RX_OUTM_PCS

RX_OUTP_EGSM

LNA_P

VANT_3

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Power amplifier detection (ver. 0.2 ed. 3)

layout requirement

2p7

C711

R705
220R

not_assembled

150u_10V

C727

42R/100MHz

L703

C728

100p

4k7

R708

not_assembled

L700

33nH

C703

68n

C723
15p

C729

56p

IN

LDB211G8010C-001

T700

1

2

3

4

5

897.5MHz

Z700

B39901-B4179-U510

OUT_UNBAL

GND

IN

GND

1n0

C732

100p

C731

not_assembled

C702

1n0

2R2

R713

1n0

not_assembled

C709

C719

15p

4u7

C725

C710

15p

27

Iref_

1800/1900

28

Isense_

1800/1900

Band_sel_ 29

1800/1900

Vbat_

3

30

1800/1900

Vbat_

Isense_bias

4

6

Mode

7

Vbat_900

RFout_900

8

19

Vbat_900

2

RFout_
1800/1900

21

Vbat_

1800/1900

22

Vpctrl_

1800/1900

23

Vtxb_

1800/1900

RFin_ 25

1800/1900

DC_sense_

26

1800/1900

1800/1900

10

Vbat_900

Vtxlo_900

11

Isense_900

12

13

Iref_900

900

14

DC_sense_

15

RFin_900

17

Vtxb_900

Vpctrl_900

18

C714

GND

1,5,9,16,20,24,31,32=

N700

RF9219E2.4

1n0

C726

27p

C708

not_assembled

27p

C705

1p0

R710

3k9

L702

4n7H

1n0

C721

not_assembled

not_assembled

C715

56p

C722
100p

27p

L701

22nH

C706

R709

1k0

C713
1n0

33R

R704

1n0

C701

C700

not_assembled

not_assembled

1n0

1n0

C718

C704

68n

C724

not_assembled

R706

4R3

10n

C707

1p8

not_assembled

C720

33p

0R

R750

R703

33R

VTXB_900

VTXB_1800_1900

RFinP_900

VTXLO_900

Mode

VPCTRL_1800_1900

VR6

DC_sense

BANDSEL_1800_1900

DET

VPCTRL_900

RFout_1800_1900

RFout_900

Iref_900

Iref_1800_1900

RFinM_900

RFinM_1800_1900

RFinP_1800_1900

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Parts Placement TB4_18, bottom

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Parts Placement TB4_18, top

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Test Points TB4_18, top side

J403

J413

J405

J415

J414

J402

J404

J407

J408

J409

J402

J406

J411

J412

J410

J420

J417

J416

J419

J418

J154

J153 J152

J311

J310

J301

J303

J302

J308

J300

J306

J305

J307

J304

J100

J101

J102

J805

TOP

TOP

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Test Points TB4_18, bottom side

J359

J358

J357

J356

J389

J387

J388

1

4

5

9

J103

J104

J105

Produ

cti

o

n

T
e

st

po
int
s

J502

J501

J509

J503

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

List of Test Points

Test Points

Signal

Test point

Function

Characteristics

Note

Signal

Test point

Function

Characteristics

Note

STISClk

PRODTP1

STI serial clock

Digital signal 1.8 V

FMWrEn

J358

FM-radio write enable

Digital signal 1.8 V

From UPP to FM-radio

FBUSTXO

PRODTP2

Flash programming data
and phone control

2.78V digital signal

From phone to FPS-8/
PC

FMClk

J359

Reference clock for FM-
radio, 32 kHz

Digital signal 1.8 V

From UPP to FM-radio

FBUSRXO

PRODTP3

Flash programming data
and phone control

2.78V digital signal

From FPS-8/PC to
phone

SIMDATA

J386

SIM data

Digital signal 1.8 / 3V

From / to UEM / SIM card

STITxD

PRODTP4

STI data (Tx)

Digital signal 1.8 V

SIMRST

J387

SIM reset

Digital signal 1.8 / 3V

From UEM to SIM card

STIRxD

PRODTP5

STI data (Rx)

Digital signal 1.8 V

SIMCLK

J388

SIM clock

3.25MHz digital clock signal
1.8 / 3V

From UEM to SIM card

VPP

PRODTP6

Flash programming volt-
age

1.8V internal voltage
12V external voltage

VSIM

J389

Power supply for SIM
card

1.8V or 3V

Depends on the SIM card

MBUS

PRODTP7

Flash programming clock
and phone control

2.78V digital signal
6.5 MHz max.

Bi-directional phone
control

PURX

J402

Power up reset

1.8V digital signal

From UEM to UPP

GND

PRODTP8

Ground

SLEEPX

J403

Sleep mode control signal

1.8V when not in sleep
0V when in sleep mode

NC

PRODTP9

Not used

SLEEPCLK (40)

J404

Sleep mode timing clock

32.768kHz digital clock 1.8V

VBATT
(10)

J100

Battery voltage

UEMINT

J405

Interrupt request for UPP

1.8V digital signal

From UEM to UPP

BSI

J101

Battery size indicator
Local mode indicator
SIM removal indicator
Flash programming start
signal

1V in normal mode
0V in local mode
If BSI line rises > 2.1V
2.78V BSI pulse

To UEM A/D converter

CBUSCLK

J406

Serial control bus clock

1MHz digital clock signal
1.8V

From UPP (MCU) to UEM
Controlled by MCU

BTEMP

J102

Battery temp. Indicator
Test mode indicator

About 0.8V at 25°C
0V in test mode

CBUSDA

J407

Serial control bus data
input/output

1.8V digital signal

Between UPP (MCU) and
UEM
Controlled by MCU

HSEAR L

J103

FM radio audio L

Production testpoint

CBUSENX

J408

CBUS enable signal

1.8V digital signal

From UPP (MCU) to UEM
Controlled by MCU

HSEAR R

J104

FM radio audio R

Production testpoint

MBUSTX

J409

MBUS from UPP to UEM

1.8V digital signal

FMANT

J105

FM radio antenna

Production testpoint

MBUSRX

J410

MBUS from UEM to UPP

1.8V digital signal

ENB

J152

Audio amplifier enable

Digital signal 1.8 V

From UPP to amplifier

FBUSTX

J411

FBUS from UPP to UEM

1.8V digital signal

CLK

J153

Audio amplifier serial
clock

Digital signal 1.8 V

From UPP to amplifier

FBUSRX

J412

FBUS from UEM to UPP

1.8V digital signal

DATA

J154

Audio amplifier data

Digital signal 1.8 V

From UPP to amplifier

DBUSCLK

J413

DBUS clock

13MHz digital clock signal
1.8V

From UPP (DSP) to UEM
Generated by UPP

VFLASH1

J300

Supply voltage to LCD

2.78 V

From UEM to LCD

DBUSDA (50)

J414

DBUS data input/output

1.8V digital signal

Between UEM and UPP
(DSP)

VIO (20)

J301

Supply voltage to LCD
(IO)

1.8 V

From UEM to LCD

DBUSEN1X

J415

DBUS selection and ena-
ble

1.8V digital signal

From UPP (DSP) to UEM

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

VLED-

J302

LED driver feedback

~0.5V

From LCD to LED
driver

EXTWRX

J416

Flash memory write ena-
ble

1.8V digital signal

VLED+

J303

LED driver output voltage

~7.5V V

From LED driver to
LCD

EXTRDX

J417

Flash memory read enable

1.8V digital signal

CSX

J304

LCD Chip select

Digital signal 1.8 V

From UPP to LCD

FLS2CSX

J418

2ndFlash memory chip
select

1.8V digital signal

Not used

SDA

J305

LCD Serial Data

Digital signal 1.8 V

From UPP to LCD

FLSCLK

J419

Flash memory clock

35MHz digital clock signal
1.8V

In burst mode

RESX

J306

LCD Reset

Digital signal 1.8 V

From UPP to LCD

FLSCSX

J420

Flash memory chip select

1.8V digital signal

SCLK

J307

LCD Serial Clock

Digital signal1.8 V
6.5 MHz

From UPP to LCD

RFBUSCLK

J501

HELGA control clock

13MHz digital clock signal
1.8V

From UPP to HELGA

GND

J308

Ground (for module jig)

RFBUSEN1

J502

HELGA chip select

1.8V digital signal

From UPP to HELGA

EARP

J310

Earpiece line (positive)

Audio signal (differ-
ential)

From UEM to Ear-
piece

RFBUSRST

J503

HELGA Reset

1.8V digital signal

From UPP to HELGA

EARN

J311

Earpiece line (negative)

Audio signal (differ-
ential)

From UEM to Ear-
piece

RFBUSDATA
(60)

J509

HELGA control serial
data

1.8V digital signal

From UPP to HELGA

FMC-
trlDa (30)

J356

FM-radio serial data

Digital signal 1.8 V

From UPP to FM-
radio

GND

J805

Ground (for module jig)

FMCtrl-
Clk

J357

FM-radio serial clock

Digital signal 1.8 V

From UPP to FM-
radio

FMWrEn

J358

FM-radio write enable

Digital signal 1.8 V

From UPP to FM-radio

GND

J308

Ground (for module jig)

FMClk

J359

Reference clock for FM-
radio, 32 kHz

Digital signal 1.8 V

From UPP to FM-radio

EARP

J310

Earpiece line (positive)

Audio signal (differ-
ential)

From UEM to Ear-
piece

SIMDATA

J386

SIM data

Digital signal 1.8 / 3V

From / to UEM / SIM card

EARN

J311

Earpiece line (negative)

Audio signal (differ-
ential)

From UEM to Ear-
piece

SIMRST

J387

SIM reset

Digital signal 1.8 / 3V

From UEM to SIM card

FMC-
trlDa (30)

J356

FM-radio serial data

Digital signal 1.8 V

From UPP to FM-
radio

SIMCLK

J388

SIM clock

3.25MHz digital clock signal
1.8 / 3V

From UEM to SIM card

FMCtrl-
Clk

J357

FM-radio serial clock

Digital signal 1.8 V

From UPP to FM-
radio

VSIM

J389

Power supply for SIM
card

1.8V or 3V

Depends on the SIM card

Test Points

Mobilchips

background image

&XVWRPHU&DUH6ROXWLRQV Company Confidential

6FKHPDWLFV/D\RXWV7%B

1+/

,VVXH

&RS\ULJKW

1RNLD$OOULJKWVUHVHUYHG

3DJH$

Mobilchips


Document Outline


Wyszukiwarka

Podobne podstrony:
06 pamięć proceduralna schematy, skrypty, ramyid 6150 ppt
7 aglebra schematow bloczkowych
wZ 2 Budowa wiedzy społecznej teoria schematów
3 ogolny schemat replikacji i onkogeza DNA wirusowa
Schematy animacji
wykład 5 schematy, przywileje, role
schemat mechanika
schemacik prezentacji
5 Algorytmy i schematy blokowe
Propozycja przygotowania schema Nieznany
f Obraz 6 plan 1 schemat
GH 7 082 schemat
poznawczo behawioralne schematy poznawcze
ICh S schemat rozw zad konwekcja
notatek pl W,ANATOMIA,SCHEMAT B Nieznany

więcej podobnych podstron