co MiniatureCard Tech 5F47E6YXUO7WHRLL2U6HKKNHBI7J3AO254MKKQY









HwB: Miniature Card (Tech) Connector











Miniature Card (Technical)

This section is currently based solely on the Miniature Card
specification v1.1.

Signal Descriptions:

A0-A24

Address A0 to A24 are the address bus lines that can address
up to 32 Mwords (64 MBytes). The Miniature Card specification
does not require the Miniature Card to decode the upper address
lines. A 2 Mbyte Miniature Card that does not decode the upper
address lines would repeat its address space every 2 Mbytes.
Address 0h would access the same physical location as 200000h,
400000h, 600000h, etc.

D0-D15

Data lines D0 through D15 constitute the data bus. The data
bus is composed of two bytes, the low byte D[7:0] and the high
byte D[15:8].

OE#

OE# indicates that the current bus cycle is a read cycle.

WE#

WE# indicates that the current bus cycle is a write cycle.

VS1#

Voltage Sense 1 signal. The card grounds this signal to
indicate it can operate at 3.3 Volts. This signal must either be
connected to card GND or left open.

VS2#

Voltage Sense 2 signal. The card grounds this signal to
indicate it can operate at x.x Volts (the value to be determined
at a later date). This signal must either be connected to card
GND or left open.

CEL#

CEL# enables the low byte of the data bus (D[7:0]) on the
card. This signal is not used in DRAM cards.

CEH#

CEH# enables the high byte of the data bus (D[15:8]) on the
card. This signal is not used in DRAM cards.

RAS#

RAS# strobes in the row address for DRAM cards.

CASL#

CASL# strobes in the low byte column address for DRAM cards.

CASH#

CASH# strobes in the high byte column address for DRAM cards.

RESET#

RESET# controls card initialization. When RESET# transitions
from a low state to a high state, the Miniature Card must reset
to a predetermined state.

BUSY#

BUSY# is a signal generated by the card to indicate the status
of operations within the Miniature Card. When BUSY# is high, the
Miniature Card is ready to accept the next command from the host.
When BUSY# is low, the Miniature Card is busy and unable to
accept some data operations from the host. For example, in Flash
Miniature Cards the BUSY# signal is tied to the components RY/BY#
signal. However, ROM Miniature Cards would always drive BUSY#
high since the host will always be able to read from a ROM
Miniature Card.

Vccr

Vccr provides a low current (refresh) voltage supply. Vccr is
a feature used by DRAM Miniature Cards to
"self-refresh" during "sleep" mode.

SDA

I2C: Serial Data/Address.

SCL

I2C: Serial Clock are used to read the attribute
information structure (AIS) from the serial EEPROM in a DRAM
card.

CD#

CD# is a grounded interface signal. After a Miniature Card has
been inserted, CD# will be forced low. The card detect signal is
located in the center of the second row of interface signals, and
should be one of the last interface signals to connect to the
host. Do not confuse CD# with CINS#. CINS# is an early card
detect that is one of the first signals to connect to the host.

BS8#

BS8# is a signal driven by the host to indicate if the data
bus is x8 or x16. An 8-bit host must drive BS8# low and tie the
high byte data bus D[15:8] to the low byte data bus D[7:0]. A
16-bit host must drive this signal high.

GND

Ground

Vcc

Vcc is used to supply power to the card.

CINS#

CINS# is a grounded signal on the front of the Miniature Card
that can be used for early detection of a card insertion. CINS#
makes contact on the host when the front of the card is inserted
into the socket, before the interface signals connect.


Contributor: Joakim Ögren



Source: Minicature
Card v1.1 spec at Miniature
Card Implementers Forum's homepage




Please send any comments to Joakim Ögren.





Wyszukiwarka

Podobne podstrony:
co USB Tech
co VLB Tech
co MiniatureCard
co EISA Tech
co PCI Tech
co isa tech
co CompactPCI Tech
co ParallelECP Tech
Tech tech chem11[31] Z5 06 u
Co było i nie wróci Żydzi
OGRANICZANIE TEGO CO CUDOWNE
co lubia
tech ind
Co mi Panie dasz?jmP3 txt

więcej podobnych podstron