Altium Designer Summer 09 - C:\Documents and Settings\Student\Pulpit\my\Project Outputs for zaj1\zaj1 .sdf * - zaj1 .PrjPcb. Licensed to Politechnika Łódzka Instytut Elektroniki. Not signed in.
C:\Documents and Settings\Student\P - £) -
Home L3 zaj1 .SchDoc * zaj1 .sdf
Open a document
LJ Morę Recent Documents... _/ Morę Documents...
Open a project »§ł] LedMatrixDisplay. Pr jPCB 9j$l WeatherChannel.PrjPCB WeatherChannel.PrjFpg LJ Morę Recent Projects... _/Morę Projects...
New
&& PCB File L3 Schematic Sheet
;lj j OpenBus System Document $ VHDL File (v^ Verilog File Wl Blank Project (PCB)
Blank Project (FPGA)
Ol Blank Project (Core) ajj) Blank Project (Embedded) jgrf- Blank Project (Library Package) £[}) Blank Script Project _] Other Document
Time (s) ftuf
New from existing file |
I |
i - 5 Choose Document... „dchoose Project... |
New from template
S^PCB Templates...
L3 Schematic Templates... ^llPCB Projects... ^FPGA Projects... dl Core Projects... ajfl Embedded Projects... PCB Board Wizard...
Time (s)
Mask Level Clear
\ Operating Point \ Transient Analysis j
4,004ms 2.433 V
System Design Compiler Help Instruments Sim Data >>
T Start |
2 UE2Laboratorium201... |
Altium Designer Sum... |
$ schemat 1 - Paint |
PL |
Wyszukaj na pulpicie |
H |