DSCF0350

^Oi * fi V_T/) = /CQxi)

^T i (ć) > Vr-fh

cljbtyunosci' fotJodu-y^ ?Ł ^s± \ a/e /)/je2 cg ty -łtn cg&s mus) £>yc

Tl

Vr* - £ Vos = O

■ Vj₄ -

$11,Hm ~ ^CU

ę 7i_

Tupe

TP

:rv/*

\

T.-H *l ^ & V /

?

eomckid / '70'2c,

*-s

460 Chaptor 8: Synchronous nMOS Logic

B

C

Logic diagram (a)

F.

41 * i t 4z

G = ł'r 9 Ez

4r-o

♦i

nMOS Circuit implementation (b)

FIGURĘ 8.17 Clocked AOI and combinational logie gatc arrangement.