63104 Slajd15 (172)

AD5342

GENERAL DESCRIPTION

The AD5332/AD5333/AD5342/AD5343 are dual 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 230 pA at 3 V, and feature a power-down pin, PD that further reduces the current to 80 11A. These devices incorporate an on-chip output buffer that can drive the output to both supply rails, while the AD5333 and AD5342 allow a choice of buffered or unbuffered reference input.

The AD5332/AD5333/AD5342/AD5343 have a parallel interface. CSselects the derice and data is loaded into the input registers 011 the rising edge of WR.

The GAIN pin 011 the AD5333 and AD5342 allows the output rangę to be set at o V to VREF or o V to 2 x VREF.

Input data to the DACs is double-buffered, allowing simultaneous update of multiple

DACs 111 a system using the LDACpin.

A11 asynchronous CLR input is also prouided, which resets the contents of the Input Register and the DAC Register to all zeros. These devices also incorporate a power-on reset Circuit that ensures that the DAC output powers 011 to o V and remains there until valid data is written to the device.

The AD5332 AD5333/AD5342/AD5343 are available in Thin Shrink Smali Outline Packages (TSSOP).