315051364

315051364



UNIVERSITY VISWESWARAIAH COLLEGE OF ENGINEERING, BANGALORE

V semester Electronics & Communication Engineering.

Subject Codę: EC507

MICROPROCESSORS LAB

(Using 8085 systems)

1.    Błock mo/ement of data (8085 pP only).

2.    Arithmetic operations and logical operations on binary and BCD nos.

/tfdition, subtraction, multiplication, division, LCH HCF, marking specific bit/bitsof a grven tyte and 2-out of 5 codę (Using 8085 and 8086 pft) (For Packed and unpadced Nos.).

3.    Finding the largest number in a grven set of data (8085).

4.    Asaending order arrangement of a set of Data Byt es - Bubble sort and selection sort, Linear Search (8085 & 8086)

5.    Codę a>nversion (8085).

6.    Concatenation of the input string with a defined string (8086).

7.    Reversal of a data string (8086).

8.    Palindrome of a binary data (8085 8i 8086)

9.    Data Acquisition: A/D conversion and string of data (8085).

10.    D/Aconversiongenerating waveform (8085).

11.    Stepper motor control (8085)

12.    CRT irterfaoe (8085).

13.    Keyboards and Display interface - software approach and hardware approach (8279 chip)

14.    Interfacing experiments using 8085 pP only.

Subject Codę: EC508 CIRCUIT SIMULATION LAB

I.    Using p-spice or equivalent simulation software

1.    Power supply design: series voltage regulator (with preamplifier).

2.    Switching regulator.

3.    Feedback amplifier: Voltage series, current series.

4.    Filters: adrve filters (second order).

5.    Combinational circuits: Mux & its application, adders and its applications, Demux/Decoder, Encoders.

6.    Design of counters / shift registers and their applications.

7.    Experiments with 555 timer (Astable, monostable).

8.    D/A and A/D Corverters.

9.    FSK generation.

II.    Using Model Sim (Up to synthesis and functional simulation)

a.    Modeling of gates, HA, FA, MUX using

i.    Structural

ii.    Behavioral

iii.    Data ftow model

b.    Model ing of latches and flip-flops

i.    D Rip-flop

ii.    SR Rip-flop

iii.    JK Rip-flop

iv.    T Flip-flop

10 of 10


Syllabus 2K6 scheme



Wyszukiwarka

Podobne podstrony:
Wykształcenie: • 09.2005 - 06.2006 Odense University College of Engineering, Dania (program
COLLEGE OF ENGINEERING PUTRAJAYA CAMPUSMID SEMESTER TEST SEMESTER 2, 2012 / 2013 PROGRAMME SUBJECT
St. Philomena s College Autonomous College of tlte University ofMysore College of ExceUence (UGC) Te
STANI MEMORIAŁ COLLEGE OF ENGINEERING & TECHNOLOGYPOWER SYSTEM DESIGN LAB EXPERIMENT NO. 5 Aim:-
STANI MEMORIAŁ COLLEGE OF ENGINEERING & TECHNOLOGYPOWER SYSTEM DESIGN LAB EXPERIMENT NO. 7 Aim:
ARYA College of Engineering & Information TechnologyzjSHSfe by AiCTE • Affllatod to Un-.»rvty o)
Z * JUL iu I V Resul LOKMANYA TILAK COLLEGE OF ENGINEERlINlb Plot 17 & 18, Vikas nagar, sector 4
LOKMANYA TILAK COLLEGE OF ENGINEERING Plot 17 & 18, Vikas nagar, sector 4, Koparkhairane, Navi m
O 6 jul 2018LOKMANYA TILAK COLLEGE OF ENGINEERING Plot 17 & 18, Vikas nagar, sector 4, Koparkhai
LOKMANYA TILAK COLLEGE OF ENGINEERING Plot 17 & 18, Vikas nagar, sector 4, Koparkhairane, Navi m
Microprocessor Lab ManuałDAYANANDA SAGAR COLLEGE OF ENGINEERING SHAVIGE MALLESHWARA
vpcoe VU>YA PRATISHTHAN S COLLEGE OF ENGINEERING, BARAMAT1 FIRSTSOBJECT: PHYSICSSubj ect Codę: (1
LOKMANYA TILAK COLLEGE OF ENGINEERING Plot 17 & 18, Vikas nagar, sector 4, Koparkhairane, Navi m
Goa College of Engineering Experiment No. 3    Datę: Image Transformation Operations
STANI MEMORIAŁ COLLEGE OF ENGINEERING & TECHNOLOGYPOWER SYSTEM DESIGN LAB EXPERIMENT NO. 4 A im:
STANI MEMORIAŁ COLLEGE OF ENGINEERING & TECHNOLOGYPOWER SYSTEM DESIGN LAB EXPERIMENT NO. 6 Aim:
ENGINEERING PHYSICS-II LABORATORY MANUAŁI. B.TECH, II SEMESTER - ALL BRANCHES GAYTRI VIDYA PARISHAD
DIGITAL ELECTRONICS LABLAB MANUAŁ III SEMESTER4**1 Mi    Mk inVA College of

więcej podobnych podstron