1.604 cyclesfor optimized 16-tap FIR ina1.1 GHz DSP.
2. FIR filter realized in FPGA using fully Parallel Distributed Arithmetic.
Politechnika Warszawska
MSPS=Million Samples Per Second