iPhone 4 schem

background image

iPhone 4 Schematic

Jailbreake By OM Tesla

Big Thanks to Weaver &

130877 from Mobile-files!

background image

J1_RF

A

D

C

B

A

D

C

B

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

820-2548-10/820-2803-02 Top side

TP447

TP65_RF

TP56_RF

TP59_RF

TP12_RF

TP6

TP441

TP424

TP415

TP12

TP13

TP469

TP468

TP466

TP465

TP442

TP440

TP438

TP431

TP425

TP413

TP412

TP7

TP11

TP10

C

13

5_

R

F

U8_RF

U21_RF

G2_RF

U6_RF

L21_RF

L1_R
F

L5_R

F

L24_RF

C

88

_R

F

C

73

_R

F

C74_RF

C

75

_R

F

C76_RF

C

78

_R

F

C

79

_R

F

C81_RF

C83_RF

C

85

_R

F

C77_RF

C

11

4_

R

F

C

37

_R

F

C

42

_R

F

C

8

C9

C

21

C27

C29

C30

C

71

C

24

8

C

26

4

C

7

C

13

C

23

C16

C18

C

10

8

C118

C

12

6

C136

C

13

8

C

22

9

C231

C

23

2

C238

C244

C

12

2

C

17

9

C222

C239

C240

C

24

2

C153

C163

C

17

8

C

18

0

C107_RF

C

19

C

20

C44

C

40

_R

F

C

60

_R

F

C

61

_R

F

C

63

_R

F

C5_PMU

C6_PMU

C

7_

PM

U

C

23

0

L6

5_

RF

L84_RF

L413_RF

L1

3_

RF

L10_RF

L6_R

F

L4_R
F

L5

4_

RF

L7_R
F

L9_R
F

L15_RF

L1

6_

RF

L1

2_

RF

L11_RF

L23_RF

L19_RF

L8_R

F

X

W

29

_R

F

X W14_RF

R

74

_R

F

R

75

_R

F

R

73

_R

F

R

37

_R

F

R

3_R

F

R

14

_R

F

R

22

_R

F

R10_RF

R26

R

83

R100

R8_RF

C39_RF

C84_RF

C

23

8_

R

F

C

24

1_

R

F

C

24

6_

R

F

C

44

1_

R

F

C164_RF

C

28

C46

C60

C65

C115

C116

C128

C129

C152

C165
C166

C181

C182

C

18

3

C

18

4

C6

C154

C

16

8

C172

C

56

_R

F

C

31

_R

F

C291_RF

C

15

2_

R

F

C

13

0

C167

C

16

9

C

21

8

C219

C221

R

38

_PM

U

R45_PMU

R48_PMU

R

28

_R

F

R

84

_R

F

R

40

_R

F

R

5

R

46

R

47

R42

R129

FL

1

FL2_RF

C454_RF

C86_RF

C21_RF

C

10

4_

R

F

C

10

5_

R

F

C

69

_R

F

C

71

_R

F

C

17

2_

R

F

C

33

6_

R

F

C

16

5_

R

F

C

68

_R

F

C

72

_R

F

C

70

_R

F

C1_RF

C

32

_R

F

C

13

0_

R

F

C

35

_R

F

C

38

_R

F

C438_RF

C19_RF

C237_RF

C

17

_R

F

C331_RF

C242_RF

C236_RF

C

10

2_

R

F

C332_RF

C243_RF

C

32

2_

R

F

C244_RF

C330_RF

C245_RF

C333_RF

C443_RF

C

62

_R

F

C436_RF

C303_RF

C

14

1_

R

F

C9_RF

C125_RF

C

13

_R

F

C3_RF

C47_RF

C80_RF

C

94

_R

F

C437_RF

C

11

7_

R

F

C

12

0_

R

F

C82_RF

C249

C

1

C2

C3

C4

C10

C11

C

12

C

14

C15

C41

C

43

C

48

C

51

C52

C54

C

55

C56

C57

C

79

C

80

C81

C

95

C

96

C

10

2

C103

C

10

4

C

10

5

C

10

7

C111

C112

C114

C

12

1

C

13

2

C135

C

14

1

C

24

C25

C

26

C88

C

99

C109

C

11

7

C143

C150

C

15

1

C160

C

16

1

C

16

2

C

17

0

C

17

6

C

22

C201
C202

C190

C191

C

6_R

F

C

24

_R

F

C

22

5_

R

F

C15_RF

C

17

3

C

17

7

C228

C203

C

18

6

C63

R68_RF

R

41

_R

F

R6_RF

R25_RF

R81_RF

R7_RF

R9

R

3

R

4

R

43

R

77

R

87

R

88

R

41

9

R

42

4

R40

R

8

R

15

R

27

R

29

R7

R

76

R89

R72

R73

R2

R12

R19

R20

R

24

R78

R

44

R65

R

96

R97

R

12

3

R265

R266

R268

R275

R362

R

36

9

R

40

1

R

17

R58

R36

R80

R

71

R

1

R

25

R

33

R

92

R75

R

31

_R

F

R

16

_R

F

R6

R101

R102

R103

R

11

_R

F

R

12

_R

F

R41

R69

R

42

_R

F

R30_RF

R34_RF

R

35

_R

F

R

68

R

61

R94

R

98

R

28

C

13

6_

R

F

Y2_RF

L60_RF

L1

4_

RF

U33_RF

U14_RF

FL

1_

RF

G

3_R

F

X

W

20

_R

F

X

W

43

_R

F

X

W

4_

RF

PP1_RF

PP2_RF

PP3_RF

PP4_RF

PP1

PP5_RF

P P10_RF

P P11_RF

PP7_RF

PP8_RF

PP9_RF

P P12_RF

P P13_RF

P P14_RF

P P15_RF

P P16_RF

P P17_RF

P P19_RF

P P20_RF

P P21_RF

P P22_RF

P P23_RF P P24_RF

P P25_RF

P P26_RF

U2_RF

U9

C

13

9

U62

U7

S

P

1

SH1

SH5

U3

D3

D2

Y2

Q3

SL8

SL9

DZ5

XW2

X

W

2_

PM
U

X W5_PMU

X

W

6_

PM
U

X

W

4_

PM

U

U52

U2

X

W

1_

RF

X

W

7_

RF

X

W

8_

RF

C

53

C

77

U1_RF

U5_RF

U20_RF

U37_RF

U19_RF

U

7_R

F

SL1

SL3

S

L4

SL5

S

L6

S

L1

6

U8

Q1

F

L1

2_

R

F

F

L1

0_

R

F

X W10_RF

U16

FD2

FD1

FD6

C

87

_R

F

PP6_RF

X

W

9_

RF

SH2

C185

P P18_RF

R

43

_R

F

X

W

2_

RF

12

1

2

3

5

6

7

13

SP1_RF

J2

1 5 2 6 3 7

2

1

background image

R21_RF

A

D

C

B

A

D

C

B

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

820-2548-10/820-2803-02 Bot side

U4

FL26
FL27

L5

L6

L13 L14

L17

L15

FD3

FD4

FD5

L16

J1

J9_RF

1

2

3

4

BS3

U17

L93_RF

C67_RF

U11_RF

R171_RF

F

L1

6

FL12

FL

9

FL8

F

L1

3

U4_RF

U9_RF

U6

J2_RF

J11_RF

BS1

BS2

J7_RF

J6

C

19

0_

PM
U

L2

1

1

BS4

X

W

13

_R

F

D1

D

1_

PM

U

X

W

1_

PM
U

X

W7_

PM

U

X

W

3_

PM
U

XW1

46

XW3

XW147_PMU

DZ1_P MU

D

Z6

D

Z

31

L1

C

67

_PM
U

D

Z1

2

D

Z9

D

Z1

3

D

Z

30

DZ28

DZ29

D

Z

11

DZ3

DZ4

DZ10

DZ2 DZ1

SL11

SL10

C

14

8

C134

C97

U15

L4
L3

F

L1

9

L8

L7

L11

Q

3_

PM

U

D

6

U48_PMU

S2

S1

C63_PMU

U60

R522_PMU

R18_PMU

SH3

SH4

J4

J7

U5

Q2

U1

J8

1

1

1

1

1

L3

_P

M

U

L1

_P

M

U

L9

L2_PMU

L7

_P

M

U

C27_RF

C29_RF

C30_RF

C

48

_R

F

C91

C82

C76

C

4_R
F

C

43

_R

F

C94

C

50

C45

C75

C68
C69

C70

C83

C84
C89

C

14

4

C

14

2

C

38

C37

J5

J3

U

70

Q1_PMU

U19

SP2_RF

L2_RF

L3_R

F

L1

8_

RF

PP11

PP10

PP8

PP9

PP18

PP17

PP16

PP2

PP5

PP4

PP3

PP7

PP6

L1

7_

RF

Y

1_

PM

U

Y1_RF

C522

C

2_

PM

U

C3_PMU

C

49

_

PM
U

C161_PMU

C

20

8

C

20

6

C

20

5

C

19

8

C87 C86

C210

C212

R11

R

70

R

11

9

R91

R90

R

38

_R

F

R

76

_R

F

R

97

_R

F

R

96

_R

F

R

95

_R

F

R

9_R
F

R45

R54

R

14

R

10

4

R

93

R

81

R

39

R

10

R67

R124

R

99

R

38

R

84

R

82

R

18

R

86

R85

R115

R113

R57

R56

R165_PMU

R

64

2

R741_PMU

R

51

6

R53

R

51

7_

PM

U

R13

R23

R79

R51
R50

R52

R48

R308

R

78

_R

F

R

66

_R

F

R

20

_R

F

R2_RF

R

53

_R

F

R

52

_R

F

R

50

_R

F

R

48

_R

F

R

47

_R

F

R

46

_R

F

R

18

_R

F

R

13

_R

F

R

58

_R

F

R

61

_R

F

R

57

_R

F

R

56

_R

F

C225

C177_PMU

C273

C204

C

25

0

C247

C

57

_R

F

C95_RF

C93_RF

C20_RF

C12_RF

C

36

_R

F

C

91

_R

F

C89_RF

C

54

_R

F

C

52

_R

F

C

25

_R

F

C98_RF

C96_RF

C64

C90

C487

C488

C197

C47

C49

C

8_R

F

C16_RF

C1

89

C1

88

C

33

C

17

9_

PM

U

C524

C187

C175

C

15

9

C145

C106

C74

C

61

C39

C253

C

31

C

20

9

C457_PMU

C454_PMU

C

45

0

C

44

9

C265_PMU

C

21

1

C200

C

2_R
F

C22_RF

C

5_R
F

C

11

_R

F

C

90

_R

F

C

92

_R

F

C51_RF

C

97

_R

F

C

7_R
F

F

L2

1

FL4_RF

F

L2

9

FL7

FL4 FL3

F

L2

8

FL

6

FL

3_

RF

FL7_RF

FL5_RF

FL2

FL5

FL25

FL20

FL18

FL15

FL14

FL11

FL10

FL24
FL23

FL22

R74

R1_PMU

R28_PMU

R

43

0

R

32

_R

F

R

95

R37

R

22

5_

PM

U

R515_PMU

R30

R16

R

51

9_

PM

U

R6_PMU

R

51

0

R

50

9

R

19

0_

PM
U

R

83

_

PM
U

R49_PMU

C69_PMU

C246

C

34

2

_R

F

C

25

1

C

41

6

C

29

0

C

25

9

C

14

7

C

45

3_

PM

U

C269_PMU

C

24

3_

PM

U

C178_PMU

C

16

8_

PM

U

C160_PMU

C

15

3_

PM
U

C

20

9_

PM

U

C

32

_

PM
U

C

34

_R

F

C33_RF

C55_RF

C59_RF

C41_RF

C

34

3

_R

F

C

65

_R

F

C

14

_R

F

C485

C40

C171

C

85

C252

C

47

4_

PM

U

C462_PMU

C

46

0_

PM
U

C459_PMU

C301_PMU

C

30

0_

PM
U

C299_PMU

C298_PMU

C291_PMU

C

27

4_

PM

U

C267_PMU

C

20

3_

PM
U

C191_PMU

C

17

6_

PM
U

C164_PMU

C

76

_

PM
U

C70_PMU

C68_PMU

C58_PMU

C47_PMU

C1_PMU

C456_PMU

C

23

_R

F

C53_RF

C

18

_R

F

R22

R21

R

50

0

_R

F

R4_RF

R19_RF

R

33

_R

F

X W61_RF

X

W

24

_R

F

X

W

5_

RF

X

W

12

_R

F

X

W

11

_R

F

L10

L12

L2

2_

RF

L2

0_R

F

FL6_RF

FL8_RF

C

78

C108_RF

C226

C67

C10_RF

C

66

C255

C270

C256

C245

C34

C32

C125

C137

C156

C164

C

14

0

C

22

3

C220

C

13

3

C119

C110

C

8_

PM

U

C4_PMU

C

99

_R

F

C272_PMU

C486

C42

C193

C199

C124

C405

C

16

3_

PM
U

C

52

6

C

28

6

C

22

7

C224

C214

C207

C

19

6

C

19

5

C194

C192

C158

C157

C131

C127

C113

C

10

0

C98

C73

C72

C

62

C

59

C

26

3

C

26

2

C

26

1

C

26

0

C36

C

35

C266_PMU

C

83

_

PM
U

C

82

_

PM

U

C455_PMU

C523

C154_PMU

C

15

1_

PM
U

C42_PMU

C58

C5

C

25

8

C

25

7

C66_RF

C64_RF

C101_RF

C100_RF

C58_RF

C275

C

15

5

C

14

9

C

14

6

C

46

_R

F

C

44

_R

F

C

26

_R

F

C

45

_R

F

C

28

_R

F

L25_RF

C

17

C

49

_R

F

C50_RF

L92_RF

L17_PMU

TP11_RF

TP10_RF

TP3_RF

TP8

TP32_RF

TP477

TP475

TP474

TP457

TP452

TP451

TP450

TP449

TP443

TP432

TP433

TP430

TP429

TP423

TP421

TP

2

TP

1

TP455

TP

5

TP3

TP33_RF

TP68_RF

TP7_RF

TP29_RF

TP28_RF

TP24_RF

TP22_RF

TP5_RF

TP4_RF

TP2_RF

TP89_RF

TP82_RF

TP74_RF

TP6_RF

TP1_RF

TP30_RF

TP444

XW1

L1

6_

PM
U

L1

8_

PM

U

background image

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

8

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

3

B

7

ECN

REV

BRANCH

DRAWING NUMBER

REVISION

SIZE

D

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

DRAWING TITLE

THE POSESSOR AGREES TO THE FOLLOWING:

Apple Inc.

SHEET

R

DATE

D

A

C

THE INFORMATION CONTAINED HEREIN IS THE

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

C

3

4

5

6

D

B

8

7

6

5

4

2

1

1

2

APPD

CK

DESCRIPTION OF REVISION

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

TABLE_TABLEOFCONTENTS_HEAD

TABLE_TABLEOFCONTENTS_ITEM

TABLE_TABLEOFCONTENTS_ITEM

TABLE_TABLEOFCONTENTS_ITEM

TABLE_TABLEOFCONTENTS_ITEM

TABLE_TABLEOFCONTENTS_ITEM

TABLE_TABLEOFCONTENTS_ITEM

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

TABLE_ALT_ITEM

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

TABLE_ALT_ITEM

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

TABLE_TABLEOFCONTENTS_ITEM

TABLE_TABLEOFCONTENTS_ITEM

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

TABLE_ALT_ITEM

TABLE_ALT_ITEM

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

TABLE_ALT_ITEM

TABLE_ALT_ITEM

TABLE_ALT_ITEM

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

TABLE_ALT_ITEM

TABLE_TABLEOFCONTENTS_ITEM

TABLE_ALT_ITEM

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

TABLE_ALT_ITEM

TABLE_ALT_ITEM

TABLE_ALT_ITEM

CRITICAL

BOM OPTION

TABLE_5_HEAD

PART#

DESCRIPTION

QTY

REFERENCE DESIGNATOR(S)

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_ALT_ITEM

TABLE_ALT_ITEM

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

TABLE_ALT_ITEM

TABLE_ALT_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

CRITICAL

BOM OPTION

TABLE_5_HEAD

PART#

DESCRIPTION

QTY

REFERENCE DESIGNATOR(S)

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_TABLEOFCONTENTS_ITEM

TABLE_TABLEOFCONTENTS_ITEM

TABLE_TABLEOFCONTENTS_ITEM

TABLE_TABLEOFCONTENTS_ITEM

TABLE_TABLEOFCONTENTS_ITEM

CRITICAL

BOM OPTION

TABLE_5_HEAD

PART#

DESCRIPTION

QTY

REFERENCE DESIGNATOR(S)

TABLE_5_ITEM

TABLE_TABLEOFCONTENTS_ITEM

TABLE_ALT_ITEM

TABLE_5_ITEM

TABLE_ALT_ITEM

TABLE_TABLEOFCONTENTS_ITEM

TABLE_TABLEOFCONTENTS_ITEM

CRITICAL

BOM OPTION

TABLE_5_HEAD

PART#

DESCRIPTION

QTY

REFERENCE DESIGNATOR(S)

TABLE_5_ITEM

TABLE_TABLEOFCONTENTS_ITEM

CRITICAL

BOM OPTION

TABLE_5_HEAD

PART#

DESCRIPTION

QTY

REFERENCE DESIGNATOR(S)

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

CRITICAL

BOM OPTION

TABLE_5_HEAD

PART#

DESCRIPTION

QTY

REFERENCE DESIGNATOR(S)

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

TABLE_5_ITEM

CRITICAL

BOM OPTION

TABLE_5_HEAD

PART#

DESCRIPTION

QTY

REFERENCE DESIGNATOR(S)

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

PART NUMBER

ALTERNATE FOR

PART NUMBER

BOM OPTION

REF DES

COMMENTS:

TABLE_ALT_HEAD

N90 SINGLE_BRD PVT

H3P ALTERNATES

L2_PMU ALTERNATE

L7_PMU ALTERNATE

PMU POWER IND ALTERNATE

G2_RF ALTERNATES

SCH 051-7921
BOM 639-0648(16GB,USI)

BRD 820-2548

MCO 056-3008

BOM 630-9941(16GB,MURATA)

Y2_RF ALTERNATE

LCD BL DRIVER ALTERNATE

Y1_PMU ALTERNATE

NAND BOM OPTIONS

VIDEO BUFFER ALTERNATE

L9 (STROBE) ALTERNATE

G3_RF ALTERNATES

BOM 639-0607(64GB,MURATA)

PMU POWER IND CALLOUT

BB MEMORY BOM CALLOUT

SCH & PCB BOM CALLOUT

H3P BOM CALLOUT

BOM 639-0437(32GB,USI)

BOM 639-0608(64GB,USI)

BOM 639-0609(32GB,MURATA)

WIFI/BT BOM OPTIONS

N90 EEE BOM LABELS

FL1_RF ALTERNATES

Y1_RF ALTERNATES

1 OF 29

Fri Apr 16 15:07:25 2010

CR-1 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE1

0000880153

A

051-7921

A.0.0

1 OF 18

PRODUCTION RELEASED

2010-03-23

TABLE OF CONTENTS

H3 JTAG, USB ,MISC

ASHLEY PMU

SIM,ACCEL,OVP,GYRO COMPASS

HPARK, SWITCH ESD, SIM CARD

197S0342

RADIO,USB MUX,EM PARTS

AP PWR(CONT.)

197S0329

197S0299

L1_L3_L16_L18_PMU

CYNTEC INDUCTORS

SYNC_MASTER=N/A

TABLE OF CONTENTS

197S0371

155S0452

197S0364

?

?

155S0435

16GB SAMSUNG 35NM FLASH WLGA52

CAMERA,STROBE,SENSOR B2B

Y2_PMU

197S0297

?

152S1051

?

?

197S0369

197S0299

Y1_PMU

607-6810

607-6809

?

Y1_PMU

197S0369

?

?

197S0299

Y1_PMU

376S0768

376S0769

Q1_PMU

LCD BL FET DRIVER

152S0927

L7_PMU

?

152S0928

?

L2_PMU

152S1172

USI ID RESISTOR

64GB NAND CE7 CE8 JUMPERS

EEE_D7F

INTERSIL BUFFER

353S2684

U9

353S2493

?

152S1173

L9

152S0979

?

197S0299

?

Y1_RF

197S0369

197S0299

?

Y1_RF

197S0329

197S0334

197S0292

?

G2_RF

FL1_RF

G3_RF

197S0349

G3_RF

?

197S0349

POWER INDUCTORS

117S0161

339S0091

DATE

SYNC MASTER

BB_MEM_PROGRAMMED

2

EEE FOR 630-9941 (16G)

H3P WITH 512MB SAMSUNG DDR

U4_RF

EEE_6LU

14

H3P + ELPIDA 512MB

339S0108

339S0108

339S0126

H3P + HYNIX 512MB

U52

339S0123

U52

?

?

EEE FOR 639-0608 (64G)

N90_SINGLE_BOARD

1

Y

11

11

9

9

7

7

6

6

8

8

10

12

12

14

15

15

16

16

17

17

TEST POINTS

18

18

1

1

2

2

3

3

AP PWR

4

4

CSA PAGE

5

5

820-2548

PCB

?

Y

?

1

U52

339S0108

1

Y

BB_MEM

GOOD_MURATA

1

Y

825-2029

BETTER_MURATA

1

825-2029

GOOD_USI

825-2029

1

Y

EEE_DPM

GOOD_MURATA

Y

1

BEST_MURATA

Y

U1

GOOD_USI

Y

U1

BETTER_USI

U1

Y

BEST_USI

Y

1

U1

BEST_USI

R101, R102

Y

EEE_D7D

BEST_MURATA

825-2029

1

Y

BETTER_USI

Y

Y

1

BETTER_MURATA

U1

1

Y

BEST_MURATA

R101, R102

Y

2

GOOD_MURATA

U2_RF

Y

339S0092

GOOD_MURATA

Y

117S0161

339S0092

BETTER_MURATA

Y

U2_RF

117S0161

Y

R47_RF

BEST_USI

USI WIFI_BT MODULE

U2_RF

1

BEST_MURATA

U2_RF

339S0092

BEST_MURATA

1

117S0161

Y

GOOD_USI

Y

U2_RF

1

GOOD_USI

R46_RF

Y

1

USI WIFI_BT MODULE

BETTER_USI

1

339S0091

U2_RF

Y

BETTER_USI

R46_RF

USI ID RESISTOR

1

Y

R46_RF

1

BUTTON B2B, COMPASS

DOCK,SPKR AMP

13

13

335S0707

1

1

1

1

1

1

EEE FOR 639-0437 (32G)

1

U1

EEE_BA0

EEE_D7E

1

335S0682

10

L61 CODEC

ANALOG VIDEO,H3 NAND, NAND

?

1

Y

N90_SCHEMATIC_TOP

SCH

051-7921

CONTENTS

H3 GPIO,UART,SPI,I2S,I2C,SDIO

H3 MIPI,DPORT,SMIA

HPHONE FILTERS, MIKEY

NIMBUS, GRAPE, LCD CONN.

PDF PAGE

341S2509

339S0091

Y

BETTER_MURATA

EEE FOR 639-0648 (16G)

EEE FOR 639-0607 (64G)

EEE FOR 639-0609 (32G)

1

825-2029

825-2029

335S0665

335S0707

117S0161

335S0682

335S0665

117S0161

1

607-6809

Y

32GB SAMSUNG 35NM FLASH TLGA52

64GB SAMSUNG 35NM FLASH LGA52

R47_RF

Y

BEST_USI

16GB SAMSUNG 35NM FLASH WLGA52

32GB SAMSUNG 35NM FLASH TLGA52

64GB SAMSUNG 35NM FLASH LGA52

64GB NAND CE7 CE8 JUMPERS

117S0161

Y

BEST_USI

SYNC_DATE=N/A

?

Y

R47_RF

MURATA WIFI_BT MODULE

MURATA ID RESISTOR

MURATA WIFI_BT MODULE

MURATA ID RESISTOR

MURATA WIFI_BT MODULE

MURATA ID RESISTOR

USI WIFI_BT MODULE

USI ID RESISTOR

117S0161

L1_L3_L16_L18_PMU

background image

REF

GND

IN

OUT

HSIC_VDD121

HSIC_VDD122

PLL0_AVDD11

USB_BRICKID

USB_VBUS

USB_DM

USB_DP

USB_ANALOGTEST

USB_REXT

HSIC_DVDD

FUSE1_FSRC

CFSB

DDR1_CKEIN

HSIC_DVSS

HSIC_VSS121

HSIC_VSS122

PLL0_AVSS11

PLL1_AVSS11

PLL2_AVSS11

PLL3_AVSS11

USB_DVSS

USB_VSSAC

USB_VSSA0

USB_ID

EHCI_PORT_PWR2

EHCI_PORT_PWR1

EHCI_PORT_PWR0

USB11_D-

HSIC2_STB

HSIC1_DATA

RESETN

TESTMODE

JTAG_TRSTN

JTAG_SEL

JTAG_TMS

JTAG_TCK

JTAG_TRTCK

JTAG_TDO

JTAG_TDI

TST_CLKOUT

TST_STPCLK

WDOG

XI0

XO0

USB_VDD330

USB_DVDD

PLL2_AVDD11

PLL3_AVDD11

PLL1_AVDD11

USB11_D+

HSIC2_DATA

HSIC1_STB

SYMBOL 1 OF 9

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

** LAYOUT(MLB): TIE TESTMODE PIN UNDER PKG

ENABLES RESET OF H3P FROM JTAG BOARD

NC

NC

NC

NC

NC

NC

NC

100K

01005

MF

NOSTUFF

5%
1/32W

01005

100K

5%

1/32W

MF

UCSP

MAX9061

01005

MF

0.00

0%

1/32W

5%

MF

NOSTUFF

1/32W

01005

5%

MF

1.00K

01005

X5R

10%

6.3V

0.01UF

01005

X5R

6.3V

10%

0.01UF

6.3V

10%

0.01UF

X5R
01005

01005

X5R

6.3V

10%

0.01UF

0

1/20W

MF

5%

201

6.3V
NP0-C0G

56PF

5%

01005

1/20W

0

MF

201

5%

201

MF

1/20W

0

5%

1%
1/32W

1.00M

01005

MF

MF

5%

01005

1/32W

10K

1/32W

MF

100K

01005

5%

5%

1/32W

MF

01005

54.9K

1%

MF
01005

1/32W

6.3V

10%

X5R
01005

1000PF

MF

1/32W

100K

01005

5%

100K

5%

1/32W

01005

MF

01005

0.01UF

6.3V

10%

X5R

10%

6.3V

402

CERM

1UF

01005

10%

0.01UF

6.3V
X5R

201

1/20W
MF

1%

43.2

01005

10%

0.01UF

X5R

6.3V

5%

100K

MF

1/32W

01005

22

MF

01005

1/32W

5%

X5R
01005

6.3V

10%

0.01UF

01005

5%

16V
CERM

22PF

SM-2

24.000MHZ-16PF-60PPM

5%

16V

01005

CERM

22PF

NOSTUFF

FBGA

H3P

256MB-DDR-FC

110K

1/32W

1%

MF
01005

01005

0%

MF

1/32W

0.00

0.01UF

X5R
01005

10%

6.3V

SYNC_DATE=N/A

SYNC_MASTER=N/A

H3 JTAG, USB ,MISC

JTAG_TRSTN_GPIO

JTAG_ST

DOCK_TDI

DOCK_TDO

JTAG_ST

DOCK_TMS

JTAG_ST

RESET_3V0_L

RESET_L

RESET_1V2_L

PP1V8

USBFS_N

USB

EHCI_PORT_PWR0

EHCI_PORT_PWR1

EHCI_PORT_PWR2

CRYSTAL

XTAL_24M_I

CRYSTAL

XTAL_24M_O

USB_REXT

DOCK_TMS

PP3V0_IO

PMU_RESET_IN

PP1V2

PWR250

PP1V1

PLL1_AVDD

PWR50

PP1V1

PP3V0_IO

PP1V1

PLL3_AVDD

PWR50

PWR50

PLL0_AVDD

JTAG_SEL

USB_BRICKID

USB_VBUS

USBFS_P

USB

USBHS

USB_AP_DP

USB

USBHS_N

VBUS_PROT

USBHS

USB

USB_AP_DP

USBHS_P

TST_CLKOUT

PP3V0_IO

PP1V8

WDOG

XTAL_24M_O_R

CRYSTAL

DOCK_TCK

JTAG_ST

JTAG_ST

JTAG_TRSTN_GPIO_R

100K

100K

1/32W

01005

NOSTUFF

NOSTUFF

NOSTUFF

R17

1

2

R96

1

2

R24

1

2

R9

1

2

C264

1

2

R97

1

2

R123

1

2

C27

1

2

C6

1

2

C9

1

2

R42

1

2

C29

1

2

R2

1

2

R40

1

2

C30

1

2

C7

1

2

Y2

2

4

1

3

C13

1

2

U52

V26

N7

Y10

Y9

AA9

F19

P25

R25

M27

M26

L27

L26

N17

N18

N16

N19

C18

B15

A19

C19

D18

B18

D19

E14

E15

D13

E13

F15

F14

N23

N24

B19

F23

K20

J20

R27

R26

N20

R23

P27

P26

R20

R21

R22

N21

N25

P22

R24

N22

F22

B12

A12

R6

1

2

R93

1

2

C122

1

2

R401

1

2

R25

1

2

U2

B2

A2

A1

B1

R1

1

2

R33

1

2

R92

1

2

C19

1

2

C20

1

2

C44

1

2

C8

1

2

R26

1

2

C23

1

2

R100

1

2

R83

1

2

R41

1

2

2 OF 18

A.0.0

051-7921

CR-2 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE2

2 OF 29

3

14

14

2

14

11

17

18

2

3

4

7

8

10

11

12

13

14

15

16

17

3

3

3

2

14

2

3

4

6

10

11

14

11

4

11

2

7

11

2 7 11

2 3 4 6 10 11 14

2

7

11

11 18

17

14

11

14

18

2

3

4

6

10

11

14

2

3

4

7

8

10

11

12

13

14

15

16

14

14

background image

GPIO6

GPIO2

SMII_SRDY

SMII_RRDY

SMII_SYNC

SMII_TXD

GPIO3

GPIO1

GPIO17

GPIO16

SENSOR_RST

SENSOR_CLK

GPIO_3V1

GPIO38

GPIO_3V0

GPIO36

GPIO37

GPIO35

GPIO34

GPIO33

GPIO31

GPIO32

GPIO30

GPIO28

GPIO29

GPIO26

GPIO27

GPIO25

GPIO24

GPIO23

GPIO21

GPIO22

GPIO20

GPIO19

GPIO18

GPIO15

GPIO14

GPIO13

GPIO11

GPIO12

GPIO10

GPIO8

GPIO9

GPIO7

GPIO5

GPIO4

GPIO0

SMII_CLK

SMII_RXD

SMII_PWR

SMII_WAKE

SMII_CLKSEL1

SMII_CLKSEL0

TMR32_PWM2

TMR32_PWM1

TMR32_PWM0

SPDIF

SYMBOL 6 OF 9

SDIO0_DATA0

SDIO0_DATA1

SDIO0_DATA2

I2S0_BCLK

I2S0_DIN

I2S0_DOUT

I2S0_LRCK

I2S0_MCK

SDIO0_CLK

SDIO0_CMD

SDIO0_DATA3

SPI0_SCLK

SPI0_MOSI

SPI0_MISO

SPI0_SSIN

SPI1_SCLK

SPI1_MOSI

SPI1_SSIN

SPI1_MISO

SPI2_SCLK

SPI2_MOSI

SPI2_MISO

SPI2_SSIN

I2S1_DIN

I2S1_DOUT

I2S1_BCLK

I2S1_LRCK

I2S1_MCK

I2S2_DIN

I2S2_DOUT

I2S2_BCLK

I2S2_LRCK

I2S2_MCK

I2C0_SDA

I2C0_SCL

I2C1_SDA

I2C1_SCL

I2C2_SDA

I2C2_SCL

SYMBOL 5 OF 9

UART6_CTSN

UART6_RTSN

UART6_RXD

UART6_TXD

UART5_RTXD

UART4_CTSN

UART4_RXD

UART4_TXD

UART3_CTSN

UART2_RTSN

UART1_RTSN

UART1_RXD

UART1_TXD

UART0_TXD

UART0_RXD

UART1_CTSN

UART3_RTSN

UART4_RTSN

UART3_RXD

UART3_TXD

UART2_CTSN

UART2_RXD

UART2_TXD

SYMBOL 7 OF 9

PP

PP

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

NC - GPIO25_CONFIG1

NC - DFU_STATUS

NC - SEL_SECURE_BOOT_3V0

3K3 ON R419 REDUCES CAMERA NOISE

1001 DVT

<---SELECTED

1010 EVT2 COMPBUTTON

BOARD_REV[3:0]={EHCI_PORT_PWR2,EHCI_PORT_PWR1,EHCI_PORT_PWR0,SMII_PWR}

1111 PROTO0
1110 PROTO1

1011 EVT2

1100 EVT1

1101 PROTO2

** BACKUP IN CASE I2S0_MCK DOES NOT WORK

101 XXX DEV

NC

NC

NC

GPS

DOCK

BB

NC

NC

BT

GAS GAUGE

HIGHLANDPARK

TODO: DO WE NEED A SERIES R HERE (THERE IS ONE ON DEV2)

UMTS

BOARD_ID[0:2]={SPI0_SCLK,SPI0_MOSI,SPI0_MISO}

1100 FMI0/1 2/2 CS
1101 FMI0/1 4/4 CS
1110 FMI0/1 4/4 CS W/TEST

<------SELECTED

1010 FMI1 4CS W/TEST

0010 SPI0 W/TEST
0011 SPI3 W/TEST

1000 FMI1 2 CS
1001 FMI1 4 CS

1111 RESERVED

0100 FMI0 2CS
0101 FMI0 4CS

0111 RESERVED

0000 SPI0
0001 SPI3

0110 FMI0 4CS W/TEST

010 XXX AP
110 XXX DEV
001 XXX AP

100 N90 DEV

000 N90 MLB

<---SELECTED

FLOAT=LOW, PULLUP=HIGH

NOTE: NO COMPONENTS REQIORED!

BOOT_CONFIG[3:0]={GPIO29_CONFIG3,GPIO28_CONFIG2,GPIO25_CONFIG1,CODEC_INT_L}

NC - DIF_MIC_SEL

01005

0.00

0.00

01005

NOSTUFF

01005

0.00

NOSTUFF

01005

0.00

33.2

1/32W

1%

MF

01005

01005

100K

5%
1/32W
MF

10K

01005

0.00

0%

1/32W

MF

01005

NOSTUFF

01005

10K

10K

01005

01005

1/32W

1.00M

1%

MF

01005

1/32W
MF

5%

3.3K

100K

5%

01005

1/32W
MF

NOSTUFF

256MB-DDR-FC

H3P

FBGA

3

2

1

0

01005

MF

5%

1/32W

1.00K

01005

1/32W

1.00K

5%

MF

1/32W
MF
01005

5%

1.00K

NOSTUFF

256MB-DDR-FC

H3P

FBGA

NOSTUFF

FBGA

H3P

256MB-DDR-FC

1.00K

1/32W
MF
01005

5%

1/32W

1.00K

MF

5%

01005

SM

P4MM

P4MM

SM

SYNC_DATE=N/A

SYNC_MASTER=N/A

H3 GPIO,UART,SPI,I2S,I2C,SDIO

WLAN_SDIO_DATA<3:0>

MENU_KEY_BUFF_L

WLAN_RESET_L

BT_WAKE

RADIO_ON

UART_ST

UART0_TXD

UART_ST

UART0_RXD

UART1_TXD

UART_ST

UART_ST

UART1_RXD

UART_ST

UART1_RTS_L

UART_ST

UART1_CTS_L

UART2_TXD

UART_ST

UART2_RXD

UART_ST

UART3_TXD

UART_ST

UART4_TXD

UART_ST

UART4_RXD

UART_ST

UART4_RTS_L

UART_ST

UART4_CTS_L

UART_ST

UART6_TXD

UART_ST

UART6_RXD

UART_ST

UART3_RTS_L

UART_ST

SPI1_MOSI

SPI_ST

SPI1_MISO

SPI_ST

SPI1_CS_L

SPI_ST

SPI2_MRDY

SPI_ST

SPI2_MISO

SPI_ST

SPI2_MOSI

SPI_ST

SPI2_SCLK

SPI_ST

SPI1_SCLK

SPI_ST

I2S0_DIN

I2S_ST

I2S0_DOUT

I2S_ST

I2S0_BCLK

I2S_ST

I2S_ST

I2S0_LRCLK

I2S_ST

I2S2_DIN

I2S_ST

I2S2_DOUT

I2S1_LRCLK

I2S_ST

UART3_CTS_L

UART_ST

UART3_RXD

UART_ST

NIMBUS_INT_L

GRAPE_RESET_L

KEEPACT

CODEC_INT_L

JTAG_TRSTN_GPIO

GPS_INTR_L

CAM_VGA_SHUTDOWN_L

SMII_PWR

AG27_GND

IPC_GPIO

HP_GPIO_A

AG1_GND

CODEC_RESET_L

SPKR_AMP_EN

A27_GND

A1_GND

GPS_SYNC

CAM_STROBE_EN

PP1V8

CODEC_INT_L

GPIO29_CONFIG3

GPIO28_CONFIG2

EHCI_PORT_PWR0

PP1V8

AP_PMU_EXTON

L61HP_CLK_PWM

WLAN_SDIO_CMD

WLAN_SDIO_CLK

RINGER_A

VOL_DWN_L

VIB_PWM_EN

L61HP_CLK_PWM

ACCEL_INT2_L

BATTERY_SWI

CAM_5MP_SHUTDOWN

CAM_CLK

PP3V0_IO

I2S0_MCK_R

GPIO28_CONFIG2

EHCI_PORT_PWR1

AUDIENCE_RESET_L

IPC_SRDY

BB_RESET_L

GYRO_INT2

GYRO_INT1

SMII_PWR

PMU_IRQ_L

BT_RESET_L

I2S_ST

I2S1_BCLK

I2S_ST

I2S1_DOUT

I2S_ST

I2S0_MCK

I2S_ST

I2S1_DIN

I2S_ST

I2S1_MCK

I2S_ST

I2S2_BCLK

I2S2_MCLK

I2S_ST

I2S2_LRCLK

I2C_ST

I2C2_SCL_1V8

I2C_ST

I2C2_SDA_1V8

I2C_ST

I2C1_SCL_1V8

I2C_ST

I2C1_SDA_1V8

I2C0_SDA_1V8

I2C_ST

BB_RESET_DET_L

EHCI_PORT_PWR2

I2C_ST

I2C0_SCL_1V8

PP1V8

ALS_INT_L

ACCEL_INT1_L

VOL_UP_L

HOLD_KEY_L

RADIO_ON

VIDEO_AMP_EN_3V0

GPS_STANDBY_AP_L

GPS_RESET_AP_L

GPIO29_CONFIG3

FORCE_DFU

COMPASS_BRD_INT

LCD_HIFA

LCD_RESET_L

LCD_RESET_L

U52

F6

B6

C5

C9

C6

D6

F5

E5

F9

F3

F4

C10

B7

F10

E10

A4

B4

E4

E2

D10

E9

L2

G1

D9

G2

E3

B3

A3

B2

H2

L1

H1

E1

D5

A6

A7

B9

E6

A9

W24

W25

W20

V21

K23

K18

K19

H19

K21

J18

K22

G19

G18

J19

R18

AB25

AB27

AB26

R87

R88

R424

1

2

U52

AB5

AB6

AB3

AB4

AC15

AD15

V23

W21

W22

V18

V20

V25

V24

W19

V15

AB22

Y26

R17

R16

AB23

W23

J21

K25

J24

J25

J26

J27

V6

W7

V4

W3

U2

W8

V3

V2

V7

AA1

AA2

W6

U52

V27

Y27

Y1

V1

Y2

U1

V9

V10

W5

V5

AD5

R1

P3

R3

AD1

W4

AD6

AD2

V8

AC4

AC3

AC6

AC5

R75

1

2

R77

1

2

PP2

1

PP1

1

R27

1

2

R8

1

2

R29

1

2

R15

1

2

R36

1

2

R369

1

2

R362

1

2

R89

1

2

R103

1

2

R104

1

2

R68

1

2

R419

1

2

R28

1

2

3 OF 18

A.0.0

051-7921

CR-3 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE3

3 OF 29

17

11

13

17

17

3

17

17

18

17

18

17

17

17

17

17

17

17

17

17

17

17

13

13

17

15

15

15

17

17

17

17

15

18

8

8

8

8

13 17

13 17

13 17

17

17

15

18

15

11

3

8

2

17

16

3

4

17

13

4

8

14

4

4

17

12 16

2 3 4 7 8 10 11 12 13 14 15 16

3

8

3

3

2

2 3 4 7 8 10 11 12 13 14 15 16

11 17

3

13

17

17

10

11

13

18

10

13

18

11

3 13

12

11
17

16

16

2

4

6

10

11

14

8

3

2

13

17

17

12

12

3

11

17

13 17

13 17

13 17

8

13 17

13

13 17

12

12

16

16

8 9 10 11 13 16

17

2

8 9 10 11 13 16

2 3 4 7 8 10 11 12 13 14 15 16

16

12

10

13

18

11

13

16

18

3

17

6

17

17

3

18

10

15

3

15

3

15

background image

DDR0VDDQ

DDR1VDDQ

VDDIO30

VDDIOD5

VDDIOD4

VDDIOD3

VDDIOD2

VDDIOD1

VDDIOD0

VDDIO18

VDDIOD

VSS

VDD

SYMBOL 8 OF 9

II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

LAYOUT: PLACE THE 56PF IN PAIRS AROUND THE IC

NAND POWER GROUP

X5R

603

6.3V

20%

10UF

6.3V

10%

402

CERM

1UF

10%

1UF

CERM

402

6.3V

1UF

CERM

6.3V

402

10%

201

X5R

20%

0.22UF

6.3V

0.22UF

20%

6.3V

X5R

201

6.3V

NOSTUFF

01005

NP0-C0G

5%

56PF

0.22UF

20%

201

6.3V

X5R

X5R

201

20%

6.3V

0.22UF

6.3V

X5R

0.22UF

201

20%

0.22UF

6.3V

201

20%
X5R

6.3V

NP0-C0G

NOSTUFF

01005

5%

56PF

6.3V

20%
X5R

201

0.22UF

201

20%
X5R

6.3V

0.22UF

0.22UF

201

6.3V

20%
X5R

201

0.22UF

20%

6.3V

X5R

X5R

20%

201

6.3V

0.22UF

NP0-C0G

5%

01005

6.3V

NOSTUFF

56PF

0.22UF

201

X5R

6.3V

20%

6.3V

20%

0.22UF

X5R

201

6.3V

20%

0.22UF

X5R

201

0.22UF

20%
X5R

6.3V

201

0.22UF

6.3V

20%

201

X5R

56PF

5%

01005

NP0-C0G

NOSTUFF

6.3V

NP0-C0G

01005

NOSTUFF

56PF

5%

6.3V

01005

NP0-C0G

6.3V

NOSTUFF

5%

56PF

6.3V

NP0-C0G

01005

NOSTUFF

5%

56PF

402

10%

CERM

6.3V

1UF

201

X5R

6.3V

20%

0.22UF

NP0-C0G

5%

NOSTUFF

56PF

6.3V

01005

NOSTUFF

H3P

FBGA

256MB-DDR-FC

201

6.3V

20%
X5R

0.22UF

6.3V

402

10%

CERM

1UF

6.3V

20%

0.22UF

X5R

201

0.22UF

6.3V

20%
X5R

201

X5R

6.3V

0.22UF

201

20%

0.22UF

6.3V

X5R

201

20%

0.22UF

20%

6.3V

X5R

201

6.3V

20%

201

X5R

0.22UF

0.22UF

20%

6.3V

201

X5R

201

X5R

6.3V

20%

0.22UF

X5R

201

20%

0.22UF

6.3V

0.22UF

201

X5R

20%

6.3V

201

X5R

20%

6.3V

0.22UF

6.3V

X5R

603

20%

10UF

0.22UF

X5R

6.3V

201

20%

201

X5R

6.3V

0.22UF

20%

0.22UF

201

X5R

6.3V

20%

10%

6.3V

402

CERM

1UF

4V

20%

4.3UF

X5R-CERM

0610

0610

X5R-CERM

4V

20%

4.3UF

6.3V

0.22UF

201

20%
X5R

6.3V

X5R

603

10UF

20%

SYNC_MASTER=N/A

SYNC_DATE=N/A

AP PWR

A27_GND

PP1V2_SDRAM

AG1_GND

AG27_GND

A1_GND

PP3V0_IO

PP1V8

PP3V0_IO

PPCPU_CORE

PP1V2

PP1V8

C169

1

2

C167

1

2

C166

1

2

C152

1

2

C60

1

2

C48

1

2

C151

1

2

C153

1

2

C160

1

2

C10

1

2

C114

1

2

C161

1

2

C163

1

2

C105

1

2

C79

1

2

C135

1

2

C132

1

2

C52

1

2

C229

1

2

C121

1

2

C15

1

2

C104

1

2

C112

1

2

C103

1

2

C232

1

2

C118

1

2

C138

1

2

C136

1

2

C154

1

2

C96

1

2

C126

1

2

U52

F13

N6

J10
J12

J13
J14
J15
J16
J17

J9

K10
K12

K9

L10

L12

L13
L14
L15
L16
L17

L9

M10
M12

M9

N10

N12

N13
N14
N15
P10
P12
R10
R12
R14
T10
U12

T12
T13
T14
T15
T16
T17

A10
A16

F1
N1

V22
W10

AB10
AC10
AD10
AE10

T21
U27

AB15

W18

AD22

V19
F18
H18

G13
H10

H9
J6
J7
J8
K8
N8
R8

A1
A18

AF10
AB13
AE9
AF1
AF11
AF23
AF16
AF17
AF2
AG1

C15

AG12
AB14
AF24
AF27
AF4
AF7
AG2
B10
B11
B16

A2

B17
AG23
AG26
AG27
B1
B20
B21
B5
B24
B26

A23

B27
C2
B8
C11
C17
D26
D11
D17
D2
E11

AD26

F26
E17
F11
F17
F2
G10
G11
G15
H17
H26

AE22

G17
G9
H11
H13
H15
J1
J11
J2
J3
J4

AD9

K13
J5
K11
A26
A27
AA17
AA10
AA11
AA15
AA26

AE17

AB2
AB11
AB17
AC11
AB9
AC13
AC17
AC2
AC9
AD11

AE2

AD17

C57

1

2

C168

1

2

C95

1

2

C81

1

2

C80

1

2

C56

1

2

C51

1

2

C55

1

2

C162

1

2

C170

1

2

C109

1

2

C99

1

2

C88

1

2

C130

1

2

C54

1

2

C102

1

2

C111

1

2

C165

1

2

C53

1

2

C77

1

2

C141

1

2

4 OF 18

A.0.0

051-7921

CR-4 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE4

4 OF 29

3

5

11

3

3

3

2

3

4

6

10

11

14

2

3

4

7

8

10

11

12

13

14

15

16

2

3

4

6

10

11

14

11

2

11

2

3

4

7

8

10

11

12

13

14

15

16

PP1V35

background image

VSS

VDD_MEM

VDDQ

SYMBOL 9 OF 9

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

PLACE THE 56PF IN PAIRS AROUND THE IC

NP0-C0G

01005

6.3V

NOSTUFF

5%

56PF

CERM

10%

402

6.3V

1UF

NOSTUFF

01005

6.3V

5%

NP0-C0G

56PF

01005

NP0-C0G

6.3V

5%

56PF

NOSTUFF

402

CERM

1UF

10%

6.3V

10%

1UF

6.3V
CERM

402

20%

0.22UF

6.3V

X5R
201

6.3V

X5R

0.22UF

201

20%

201

20%

0.22UF

6.3V

X5R

0.22UF

20%

6.3V

X5R
201

0.22UF

20%

6.3V

X5R
201

10%

1UF

6.3V
CERM

402

0.22UF

X5R
201

20%

6.3V

X5R

20%

201

6.3V

0.22UF

X5R
201

20%

6.3V

0.22UF

201

6.3V

20%

X5R

0.22UF

NOSTUFF

FBGA

256MB-DDR-FC

H3P

201

X5R

20%

6.3V

0.22UF

CERM

1UF

10%

6.3V

402

X5R

6.3V

603

20%

10UF

10%

01005

6.3V

X5R

0.01UF

0.01UF

10%

X5R

6.3V

01005

10UF

20%

6.3V

X5R
603

20%

10UF

6.3V

603

X5R

10%

X5R

01005

6.3V

0.01UF

X5R

01005

10%

0.01UF

6.3V

6.3V

5%

56PF

01005

NP0-C0G

NOSTUFF

402

1UF

6.3V

10%

CERM

SYNC_MASTER=N/A

SYNC_DATE=N/A

AP PWR(CONT.)

PP1V2_SDRAM

PP1V8_SDRAM

C238

1

2

C129

1

2

C128

1

2

C231

1

2

C65

1

2

C46

1

2

C18

1

2

C16

1

2

C115

1

2

C116

1

2

C107

1

2

C14

1

2

C11

1

2

C12

1

2

C4

1

2

C3

1

2

C2

1

2

C43

1

2

C41

1

2

U52

A11

A21

P1

T27

W27

AG10

F27

AB1

AE1

AG11

AG16

AG24

D1

D27

H27

M1

A17

A24

W1

N27

T1

A20

A8

AA27

A5

AC1

AD27

AG4

AG7

C1

K1

K27

K6

K7

L11

M11

M13

M14

M15

M16

M17

M2

N11

N2

N26

N3

N4

N5

N9

P11

P13

P14

P15

P16

P17

P2

P23

P24

P4

P5

P6

P9

R11

R13

R15

R2

R4

R5

R6

R7

R9

T11

T2

T26

U11

U13

U14

U15

U16

U17

U19

U22

U26

W17

W2

W26

W9

K14

K15

K16

K17

K2

K26

K3

K4

K5

C1

1

2

C218

1

2

C222

1

2

C240

1

2

C221

1

2

C219

1

2

C242

1

2

C239

1

2

5 OF 18

A.0.0

051-7921

CR-5 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE5

5 OF 29

4

11

9

11

13

17

background image

VSS

NC

R_B1_1*

R_B1_2*

R_B2_1*

R_B2_2*

IO0_2

IO1_1

IO2_1

IO2_2

IO3_1

IO3_2

IO4_1

IO4_2

IO5_1

IO5_2

IO6_1

IO6_2

IO7_1

IO7_2

ALE1

ALE2

CE1_1*

CE1_2*

CE2_1*

CE2_2*

CLE1

CLE2

RE1*

RE2*

WE1*

WE2*

WP1

WP2*

IO0_1

VCC

IO1_2

PP

PP

FMI0_CEN3

FMI0_CEN2

FMI0_IO7

FMI0_IO2

FMI0_IO0

FMI0_IO1

FMI0_IO4

FMI0_IO5

FMI0_IO6

FMI0_CEN1

FMI0_CEN0

FMI0_IO3

FMI0_CEN5

FMI0_CEN4

FMI0_CLE

FMI0_ALE

FMI0_WEN

FMI0_REN

FMI1_CEN0

FMI1_CEN1

FMI1_CEN2

FMI1_CEN3

FMI1_CEN4

FMI1_CEN5

FMI1_CEN6

FMI1_CEN7

FMI1_CLE

FMI1_REN

FMI1_ALE

FMI1_WEN

FMI1_IO0

FMI1_IO1

FMI1_IO2

FMI1_IO3

FMI1_IO4

FMI1_IO5

FMI1_IO6

FMI1_IO7

ENET_MDC

ENET_MDIO

SYMBOL 4 OF 9

CH.2OUT

EN

CH.3IN

CH.2IN

VS+

CH.1IN

CH.1OUT

CH.3OUT

GND

DAC_AVDD30D

DAC_VREF

DAC_OUT2

DAC_IREF

DAC_COMP

DAC_AVSS30D

DAC_AVSS30A2

DAC_AVSS30A1

DAC_OUT1

DAC_OUT3

DAC_AVDD30A

SYMBOL 3 OF 9

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

NAND, BANK ZERO

*TPS FOR NAND TESTING

YIN

CIN

CVBSIN

X5R
01005

6.3V

0.01UF

10%

6.3V
X5R
201

10%

0.1UF

201

200

1%

MF

1/20W

200

1%
1/20W
MF
201

NOSTUFF

16GX8-3.3V

TLGA

K9PDG08U5D-LCBO

200

1/20W

201

MF

1%

20%

X5R

1.0UF

6.3V

0201

P4MM

SM

SM

P4MM

7

6

5

4

3

2

1

0

7

6

5

4

3

2

1

0

201

X5R

10%

0.1UF

6.3V

256MB-DDR-FC

H3P

FBGA

5%

MF

1/32W

01005

100K

01005

1/32W

100K

MF

5%

MF
01005

1/32W

100K

5%

MF
01005

5%
1/32W

100K

100K

5%

1/32W

01005

MF

1/32W

5%

01005

MF

100K

100K

1/32W

01005

MF

5%

100K

5%

1/32W

MF

01005

1/32W

100K

5%

MF

01005

0.00

1/32W 0%

01005 MF

NOSTUFF

NOSTUFF

01005

0%

1/32W

0.00

MF

X5R

NOSTUFF

0201

6.3V

20%

1.0UF

6.3V
X5R-CERM-1
603

22UF

20%

6.34K

1%

MF
201

1/20W

5%

MF

01005

100K

1/32W

6.3V
X5R

10%

201

0.1UF

1%

1/32W

MF

01005

75

402

1UF

10%

6.3V
CERM

MF

01005

75

1/32W

1%

01005

MF

1%

75

1/32W

NOSTUFF

SM

THS7319

BGA

NOSTUFF

FBGA

256MB-DDR-FC

H3P

6.3V

X5R
201

10%

0.1UF

SYNC_DATE=N/A

SYNC_MASTER=N/A

ANALOG VIDEO,H3 NAND, NAND

F0AD<7..0>

F1AD<7..0>

RDYBSY_L

F0CE1_L

NAND_ST

NAND_ST

F0CE0_L

NAND_ST

F1CE1_L

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

NAND_ST

F1WE_L

F1ALE

NAND_ST

NAND_ST

F1RE_L

NAND_ST

F1CLE

F0WE_L

NAND_ST

F0CLE

NAND_ST

PP3V0_NAND

F0WE_L

F1CE3_L

F0CE3_L

F1AD<1>

F0CE2_L

F1CE2_L

F1WE_L

F1RE_L

F0RE_L

F1CLE

F0CLE

F1CE1_L

F0CE1_L

F1CE0_L

F0CE0_L

F1ALE

F0ALE

F1AD<6>

F0AD<6>

F1AD<5>

F0AD<5>

F1AD<4>

F0AD<4>

F1AD<3>

F0AD<3>

F1AD<2>

F0AD<2>

F0AD<1>

VDDI

F0AD<0>

PP3V0_NAND

DAC_OUT3

VIDEO

DAC_OUT1

VIDEO

VIDEO_AMP_EN_3V0

DAC_OUT2

VIDEO

VIDEO

DAC_VREF

DAC_IREF

VIDEO

PWR100

PP3V0_IO

DAC_COMP

VIDEO

PWR100

PP3V0_IO_XW

PP3V0_VIDEO

PP3V0_VIDEO

VIDEO

YOUT

75_OHM

75_OHM

VIDEO

COUT

75_OHM

VIDEO

VID_Y

VIDEO

VID_COMP

75_OHM

75_OHM

VIDEO

VID_C

F0AD<7>

F1AD<7>

NAND_ST

F0ALE

NAND_ST

F0RE_L

NAND_ST

F1CE3_L

NAND_ST

F1CE0_L

PP3V0_NAND

NAND_ST

F0CE3_L

F0CE2_L

NAND_ST

F1CE2_L

NAND_ST

F1AD<0>

PWR250

PP3V0_NAND

VIDEO

CVBS_OUT

75_OHM

PWR1500

PWR1500

C71

1

2

C143

1

2

R5

1

2

R46

1

2

R47

1

2

C26

1

2

R129

1

2

R44

1

2

C150

1

2

R43

1

2

C28

1

2

R4

1

2

R3

1

2

XW2

1

2

U9

A1

A3

B1

B3

C1

C3

B2

A2

C2

U52

C13

D14

B14

C14

D15

E18

A13

A15

A14

B13

E19

C61

1

2

U1

C1

D2

A5

C5

A1

OA0

A3

C3

G3

G1

H2

J1

J3

L1

K2

N3

L5

N5

K6

L7

J5

J7

H6

G7

OB0

OB8

OC0

OC8

OD0

OD8

OE0

OF0

OF8

E5

E7

A7

OA8

C7

D6

N7

N1

M6

B6

M2

L3

F6

B2

OE8

E3

E1

F2

G5

C139

1

2

PP6

1

PP7

1

U52

K24

J22

AG19

AC18

AG17

AD18

AB19

J23

F25

AF18

AC19

AF15

AE18

AG15

AD19

AE19

AB18

AE15

AF19

AF22

AE23

AE27

AF20

AG20

AG18

AG25

AF25

AB24

AD23

AE26

AF26

AC22

AC23

AC27

AC25

AC26

AC24

AG22

AF21

AG21

R275

1

2

R268

1

2

R12

1

2

R7

1

2

R266

1

2

R265

1

2

R19

1

2

R20

1

2

R18

1

2

R102

1

2

R101

1

2

C50

1

2

C17

1

2

6 OF 18

A.0.0

051-7921

CR-6 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE6

6 OF 29

6

6

6

6

6

6

6

6

6

6

6

6

11

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6 11

3

2 3 4 10 11 14

6

11

6

11

14

14

14

6

6

6

6

6

6

6

11

6

6

6

6

6 11

background image

DP_PAD_TX0-

DP_PAD_TX1-

SMIA_RX_DATA+

SMIA_RX_DATA-

SMIA_RX_CLK+

MIPID_VDD11_PLL

DP_PAD_AVDD0

DP_PAD_AVDD1

DP_PAD_AVDDP0

DP_PAD_AVDDX

DP_PAD_DVDD

SMIA_VDD18

SMIA_VDD11

DP_PAD_DC_TP

SMIA_VSS18

DP_PAD_DVSS

DP_PAD_AVSSX

DP_PAD_AVSSP0

DP_PAD_AVSS1

MIPID_DPDATA2

MIPID_DNDATA2

MIPID_DNDATA0

MIPID_DPDATA1

MIPID_DNDATA1

MIPID_DNDATA3

MIPID_DPCLK

MIPID_DNCLK

MIPIC_DPDATA0

MIPI_VDD11

MIPID_VDD18

DP_HPD

SWI_DATA

MIPID_VREG_0P4V

DP_PAD_AVDD_AUX

DP_PAD_AUXN

DP_PAD_AUXP

MIPIC_DNCLK

MIPIC_DPCLK

MIPI_VSS

DP_PAD_AVSS_AUX

MIPID_DPDATA3

MIPIC_DNDATA0

MIPIC_DPDATA1

MIPIC_DNDATA1

DP_PAD_AVSS0

MIPID_DPDATA0

MIPI_VSYNC

SMIA_RX_CLK-

DP_PAD_TX1+

DP_PAD_TX0+

DP_PAD_R_BIAS

SYMBOL 2 OF 9

SYM_VER-1

SYM_VER-1

SYM_VER-1

SYM_VER-1

SYM_VER-1

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

NC

NC

100 OHM DIFF

10%

01005

X5R

6.3V

0.01UF

56PF

5%

01005

NP0-C0G

6.3V

0201-1

80-OHM-0.2A-0.4-OHM

X5R

10%

6.3V

201

0.1UF

NP0-C0G
01005

6.3V

5%

56PF

10%

2.2NF

X5R

10V

201

6.3V

X5R

NOSTUFF

10%

01005

0.01UF

10%

6.3V

201

X5R

0.1UF

0.1UF

10%

6.3V

X5R
201

10%

0.01UF

01005

X5R

6.3V

0.22UF

X5R

6.3V

20%

201

6.3V

0.22UF

201

X5R

20%

20%

201

X5R

6.3V

0.22UF

6.3V

56PF

5%

01005

NP0-C0G

MF

1/32W

0.00

0%

01005

56PF

6.3V

5%

01005

NP0-C0G

256MB-DDR-FC

H3P

FBGA

NOSTUFF

1UF

10%

402

CERM

6.3V

0.1UF

10%

201

6.3V

X5R

MF

1%

01005

1/32W

4.99K

90-OHM-50MA

TCM0605

90-OHM-50MA

TCM0605

TCM0605

90-OHM-50MA

TCM0605

90-OHM-50MA

TCM0605

90-OHM-50MA

5%

201

MF

1/20W

0

NOSTUFF

5%

0

1/20W
MF
201

NOSTUFF

SYNC_DATE=N/A

SYNC_MASTER=N/A

H3 MIPI,DPORT,SMIA

LCM_MIPI_DATA1_P

LCM_MIPI_DATA1_N

LCM_MIPI_DATA0_P

LCM_MIPI_DATA0_N

LCM_MIPI_DATA0_C_P

MIPI

LCM_MIPI_DATA0_C

LCM_MIPI_DATA0_C

DP_DATA0_P

DP_DATA0

DPORT_D0_ST

DPORT

DP_DATA1

DPORT

DP_DATA1_P

DPORT_D1_ST

SMIA

SMIA_CLK

SMIA_CLK_ST

SMIA_CLK_N

LCM_MIPI_DATA0_P

LCM_MIPI_DATA0

MIPI

LCM_MIPI_DATA0

CAM_MIPI_DATA1_P

CAM_MIPI_DATA1

CAM_MIPI_DATA1

MIPI

CAM_MIPI_DATA0_N

CAM_MIPI_DATA0

CAM_MIPI_DATA0

MIPI

LCM_MIPI_DATA3

LCM_MIPI_DATA3

LCM_MIPI_DATA3_P

MIPI

CAM_MIPI_CLK

CAM_MIPI_CLK

MIPI

CAM_MIPI_CLK_P

CAM_MIPI_CLK

CAM_MIPI_CLK

MIPI

CAM_MIPI_CLK_N

DP_AUX

DPORT

DP_AUX

DP_AUX_P

DP_AUX_N

DPORT

DP_AUX

DP_AUX

SWI_BLCTRL

DP_HPD

CAM_MIPI_DATA0_P

CAM_MIPI_DATA0

CAM_MIPI_DATA0

MIPI

LCM_MIPI_CLK_N

LCM_MIPI_CLK

LCM_MIPI_CLK

MIPI

LCM_MIPI_CLK

LCM_MIPI_CLK_P

LCM_MIPI_CLK

MIPI

LCM_MIPI_DATA1

LCM_MIPI_DATA1

LCM_MIPI_DATA1_N

MIPI

LCM_MIPI_DATA1

LCM_MIPI_DATA1

MIPI

LCM_MIPI_DATA1_P

LCM_MIPI_DATA0

LCM_MIPI_DATA0

LCM_MIPI_DATA0_N

MIPI

LCM_MIPI_DATA2

LCM_MIPI_DATA2

LCM_MIPI_DATA2_N

MIPI

LCM_MIPI_DATA2

LCM_MIPI_DATA2

LCM_MIPI_DATA2_P

MIPI

SMIA_CLK

SMIA

SMIA_CLK_ST

SMIA_CLK_P

SMIA

SMIA_D

SMIA_D_ST

SMIA_DATA_N

SMIA

SMIA_D

SMIA_D_ST

SMIA_DATA_P

DP_DATA1_N

DP_DATA1

DPORT

DPORT_D1_ST

DP_DATA0

DP_DATA0_N

DPORT

DPORT_D0_ST

PP1V1

PWR250

PWR250

PP1V8_DP_AVDD

PP1V1

PWR250

PP1V1_MIPI_PLL

PP1V8

PP1V8

DP_R_BIAS

MIPID_VREG

PWR250

LCM_MIPI_CLK_C_N

LCM_MIPI_CLK_C
MIPI

LCM_MIPI_CLK_C

LCM_MIPI_CLK_P

LCM_MIPI_CLK_C

LCM_MIPI_CLK_C

MIPI

LCM_MIPI_CLK_C_P

LCM_MIPI_CLK_N

CAM_MIPI_DATA1_N

CAM_MIPI_DATA1

CAM_MIPI_DATA1

MIPI

LCM_MIPI_DATA3

LCM_MIPI_DATA3_N

LCM_MIPI_DATA3

MIPI

LCM_MIPI_DATA3_P

LCM_MIPI_DATA3_N

LCM_MIPI_DATA3_C

MIPI

LCM_MIPI_DATA3_C

LCM_MIPI_DATA3_C_N

LCM_MIPI_DATA2_N

LCM_MIPI_DATA2_P

LCM_MIPI_DATA2_C

MIPI

LCM_MIPI_DATA2_C

LCM_MIPI_DATA2_C_N

LCM_MIPI_DATA0_C_N

LCM_MIPI_DATA0_C

LCM_MIPI_DATA0_C

MIPI

LCM_MIPI_DATA1_C

MIPI

LCM_MIPI_DATA1_C

LCM_MIPI_DATA1_C_P

LCM_MIPI_DATA1_C

MIPI

LCM_MIPI_DATA1_C

LCM_MIPI_DATA1_C_N

LCM_MIPI_DATA2_C

MIPI

LCM_MIPI_DATA2_C

LCM_MIPI_DATA2_C_P

LCM_MIPI_DATA3_C
LCM_MIPI_DATA3_C
MIPI

LCM_MIPI_DATA3_C_P

C248

1

2

C244

1

2

FL1

1

2

C117

1

2

C108

1

2

C249

C179

1

2

C25

C24

C21

1

2

C173

1

2

C176

1

2

C177

1

2

C178

1

2

R69

1

2

C180

1

2

U52

R19

E26

E27

E22

F24

C23

E23

C22

D22

E24

B23

D23

B22

A22

G27

G26

E25

C26

C27

B25

A25

Y18

Y15

W15

AA13

AG13

AE14

AF9

AF12

AE13

AG9

AF13

AG5

AF3

AE5

AF6

AG8

AF5

AG3

AE6

AG6

AF8

Y13

V13

W13

AG14

AF14

AD13

AD14

AA18

AC14

Y19

AA19

C172

1

2

C22

R71

1

2

L13

1

2

3

4

L14

1

2

3

4

L15

1

2

3

4

L16

1

2

3

4

L17

1

2

3

4

R22

1

2

R21

1

2

7 OF 18

A.0.0

051-7921

CR-7 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE7

7 OF 29

PWR250

7

7

7

7

15

14

14

16

7

16

16

7

16

16

14

14

11

14

16

7

7

7

7

7

7

7

16

16

16

14

14

2

7

11

2 7 11

2

3

4

7

8

10

11

12

13

14

15

16

2 3 4 7 8 10 11 12 13 14 15 16

15

7

15

7

16

7

7

7

15

7

7

15

15

15

15

15

15

background image

PP

PP

PP

CLK_IN

VHP_FLYN

VA

VCP

VP

VMB

VDFILT

VLCO

VD

-VHPFILT

+VHPFILT

INT*

SDA

VL

PCM_MCLK

PCM_SDIN

HPDETECT

HPOUTB

HPOUTA

HP_REF

LINEOUTB

LINEOUTA

LINE_REF

EAR_OUT+

EAR_OUT-

SPRK_VQ

SPKR_OUT+

SPKR_OUT-

AIN1A

AIN1_REF

AIN1B

AIN2A

AIN2A_REF

AIN2B

AIN2B_REF

MIC1

MIC1_BIAS

MIC2_BIAS

MIC1_REF

MIC2

MIC2_SDET

MIC2_REF

AFILTA

MIC3_BIAS

AFILTC

AFILTB

FILT+

ANA_VQ

DGND

RESET*

AUD_SDOUT

AUD_LRCK

AUD_SCLK

CPGND

AGND

GND

PGND

LCOGND

VHP_FLYP

VHP_FLYC

PCM_SDOUT

PCM_FSCK

AUD_SDIN

SCL

PCM_SCLK

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

0DB, 40K

20DB, 4K

10DB, 12.7K

MICROPHONE INPUT IMPEDANCE

L61 AUDIO INTERFACE

RECOMMENDED

0DB, 40K

10DB, 12.7K

20DB, 4K

MICROPHONE INPUT IMPEDANCE

2.2UF

LAYOUT: THICK TRACE NOT NEEDED

I2C ADDRESS: 1001010X

TODO: C147, C148 VALUE MAY BE REDUCED AFTER CHARACTERIZATION

RECEIVER CONNECTOR

20%

6.3V

X5R

0201

1.0UF

NOSTUFF

1/32W

0%

01005

MF

0.00

300-1500HZ

2403-263-00064

7.5X10.0X2.15MM-SM

NOSTUFF

0%

1/32W

MF

01005

0.00

5%

01005

NP0-C0G

56PF

6.3V

0201

6.8V-100PF

56PF

6.3V

NP0-C0G

5%

01005

201

X5R

10%

0.1UF

6.3V

100K

01005

1/32W

5%

MF

4.7UF

X5R-CERM1
402

20%

6.3V

6.3V

20%

402

4.7UF

X5R-CERM1

402

6.3V
CERM

1UF

10%

0.1UF

10%

X5R

6.3V

201

6.3V

20%

603

X5R

10UF

603

10UF

20%

6.3V
X5R

56PF

5%

01005

NP0-C0G

6.3V

56PF

6.3V

01005

5%

NP0-C0G

56PF

6.3V

01005

5%

NP0-C0G

4V

20%

10UF

TANT
603-HF

01005

1/32W
MF

1%

1.00M

603-HF

10UF

4V

20%

TANT

NOSTUFF

0.00

01005

1/32W
MF

0%

1.0UF

20%

6.3V

X5R

0201

1.0UF

20%

6.3V

X5R

0201

NOSTUFF

X5R

6.3V

10%

4700PF

01005

0.00

01005

5%

NP0-C0G
402

25V

1000PF

NP0-C0G

25V

402

5%

1000PF

25V

1000PF

NP0-C0G
402

5%

MF

1/32W

01005

10.2

1%

6.3V
X5R
01005

0.01UF

10%

1%

10.2

01005

1/32W

MF

0.01UF

10%

6.3V
X5R
01005

SM

P4MM

SM

P4MM

P4MM

SM

6.8V-100PF

0201

4V

10UF

20%

TANT
603-HF

56PF

NP0-C0G

5%

6.3V

01005

NP0-C0G
01005

6.3V

5%

56PF

5%

NP0-C0G
01005

56PF

6.3V

CS42L61A-CWZR

WLCSP66

5%

6.3V

56PF

NP0-C0G

01005

6.3V
X5R
201

0.1UF

10%

201

10%

6.3V
X5R

0.1UF

X5R

0.1UF

10%

201

6.3V

603

6.3V
X5R

10UF

20%

NP0-C0G

5%

01005

6.3V

56PF

10UF

603

X5R

20%

6.3V

6.3V

20%

X5R

0201

1.0UF

SYNC_MASTER=N/A

SYNC_DATE=N/A

L61 CODEC

VDD_VA_VCP

PWR100

BATT_VCC

MIC_HP_BIAS

MEMS_MIC1_PWR_F

MEMS_MIC2_PWR_F

INT_MIC1_DP

ADIFFLP

AUDIO

INT_MIC1_N

INT_MIC1_P

ADIFFLP

AUDIO

INT_MIC1_DP

AUDIO

ADIFFLP

INT_MIC1_R_N

AUDIO

PWR250

SPKR_VQ

LINE_OUT_R

ADIFFLP

AUDIO

LINE_OUT_DP

LINE_OUT_L

AUDIO

ADIFFLP

LINE_OUT_DP

LINE_IN_DP

AUDIO

LINE_IN_L

MEMS_MIC1_PWR

AFILTB

AFILTC

MEMS_MIC2_PWR

AFILTA

PWR50

LINE_IN_REF

AUDIO

LINE_IN_R

AUDIO

LINE_IN_DP

MEMS_MIC1_REF

AUDIO

AUDIO

SPKR_CONN_PREAMP_P

AUDIO

RCVR_CONN_N

ADIFFHP

ADIFFHP

AUDIO

RCVR_CONN_P

AUDIO

PWR50

LINE_REF

AUDIO

SPKR_CONN_PREAMP_N

MEMS_MIC1

AUDIO

MEMS_MIC2_REF

HPHONE_REF

PWR50

AUDIO

AUDIO

E_MIC

AUDIO

ADIFFHP

HP_AUD_DP

HPHONE_R

HPHONE_L

AUDIO

HP_AUD_DP

ADIFFHP

MIC_HP_BIAS

MEMS_MIC2

FILT_P

AUDIO

PWR250

ADIFFLP

AUDIO

MEMS_MIC1

MIC1_DP

AUDIO
MIC1_DP

ADIFFLP

MEMS_MIC1_REF

ANA_VQ

PWR250

AUDIO

E_MIC_REF

AUDIO

I2C0_SCL_1V8

I2C_ST

I2S0_DOUT

I2S_ST

I2S_ST

HP_PCM1_I2S_LRCLK

I2S_ST

HP_PCM1_I2S_DIN

I2S0_BCLK

I2S_ST

I2S0_LRCLK

I2S_ST

I2S0_DIN

I2S_ST

I2S_ST

HP_PCM1_I2S_DOUT

I2S_ST

I2S1_MCK

I2C_ST

I2C0_SDA_1V8

VHPFILT+

PWR250

PWR250

VHPFILT-

I2S0_MCK_R

I2S_ST

VDD_VDFILT

PWR150

HP_PCM1_I2S_BCLK

I2S_ST

CODEC_INT_L

PP1V8

PWR250

VHP_FLYC

VHP_FLYP

PWR250

PWR250

VHP_FLYN

CODEC_RESET_L

RCVR_CONN_N

L61_RCVR_CONN_DP

INT_MIC2_N

ADIFFLP

INT_MIC2_DP

AUDIO

INT_MIC2_P

ADIFFLP

INT_MIC2_DP

AUDIO

INT_MIC2_R_N

INT_MIC2_DP

ADIFFLP

AUDIO

PP1V8

RCVR_CONN_P

L61_RCVR_CONN_DP

MIC2_DP

AUDIO

ADIFFLP

MEMS_MIC2

AUDIO
MIC2_DP

ADIFFLP

MEMS_MIC2_REF

C35

1

2

C36

1

2

DZ4

1

2

C124

1

2

C38

1

2

C37

1

2

R23

1

2

SP1

1

2

R79

1

2

C156

1

2

DZ3

1

2

C74

1

2

R53

1

2

C87

1

2

C86

1

2

C85

1

2

C39

1

2

C259

1

2

C416

1

2

C113

1

2

C98

1

2

C97

1

2

R14

1

2

C134

1

2

R50

1

2

C144

1

2

C142

1

2

C220

1

2

R51

1

2

C146

1

2

C149

1

2

C155

1

2

R52

1

2

C58

1

2

R48

1

2

C5

1

2

PP5

1

PP4

1

PP3

1

C148

1

2

C158

1

2

C131

1

2

U60

G1

F2

F1

H2

D2

E2

E1

D1

C1

B3

C2

G2

D5

B9

B8

A9

A10

F10

B10

H3

G4

H1

E5

G5

G9

A1

H10

H9

E6

A7

H8

G8

G7

G10

B2

B6

B1

B5

A3

B4

A2

A4

E10

D7

C11

D6

D10

D11

H4

E7

B7

A8

H6

H7

G6

G3

E11

B11

C10

G11

H11

F11

A11

A6

A5

H5

C100

1

2

C159

1

2

C106

1

2

C145

1

2

C147

1

2

C286

1

2

C290

1

2

8 OF 18

A.0.0

051-7921

CR-8 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE8

8 OF 29

11

11 14 16 17

8 11

14

16

14 18

14 18

14

14

8

14

8 18

8 18

14 18

14

8

8

9

9

9

9

8 11

8

8

8

9

3

9

10

11

13

16

3

13

17

13

17

3

3

3

13

17

3

3

9

10

11

13

16

3

13

17

3

2

3

4

7

8

10

11

12

13

14

15

16

3

8 18

16 18

16 18

2

3

4

7

8

10

11

12

13

14

15

16

8

18

8

8

background image

CS

HDET

AGND

DGND

ENABLE

AVDD

SDA

BYPASS

DETECT

MICBIAS

INT*

SCL

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

PLACED AT CODEC

PLACED IN CODEC AREA

TODO: SETUP CONSTRAINT MGR TO MAKE EXT_MIC_P DIFFERENTIAL EXT_MIC_N AND HPHONE_RET_SNS

I2C ADDRESS: 0111001X (0X39)

PLACED BY B2B

56PF

6.3V
NP0-C0G
01005

5%

201

X5R

20%

6.3V

0.22UF

0.01UF

10%

6.3V
X5R
01005

5%

1/32W

100

MF

01005

201

X5R

10%

6.3V

0.1UF

CD3282A1

WCSP

NP0-C0G

56PF

01005

6.3V

5%

201

1/20W

1%

15

MF

0.22UF

201

X5R

20%

6.3V

201

15

1%
1/20W
MF

201

0.22UF

6.3V
X5R

20%

NOSTUFF

01005

10%

0.01UF

6.3V
CERM

10%

0.01UF

01005

CERM

6.3V

5%

56PF

6.3V
NP0-C0G
01005

01005

MF

5%

1/32W

01005

X5R

6.3V

10%

4700PF

NOSTUFF

5%

3.3K

1/32W

MF

01005

56PF

01005

NP0-C0G

6.3V

5%

5%

6.3V

NP0-C0G

56PF

01005

56PF

0201

6.8V-100PF

0201

6.8V-100PF

20%

6.3V

1.0UF

0201

X5R

66.5K

1/32W

MF

01005

1%

1/32W

66.5K

1%

MF

01005

5%

01005

MF

1/32W

100

6.3V

4.7UF

20%

X5R-CERM1

402

2.21K

0.5%
1/20W
MF
201

56PF

5%

6.3V

NP0-C0G

01005

0201-1

240-OHM-0.2A-0.8-OHM

240-OHM-0.2A-0.8-OHM

0201-1

6.8V-100PF

0201

0201

6.3V

20%

X5R

1.0UF

5%

6.3V

NP0-C0G

56PF

01005

6.3V

20%

X5R

201

0.22UF

56PF

6.3V

01005

5%

NP0-C0G

SYNC_MASTER=N/A

SYNC_DATE=N/A

HPHONE FILTERS, MIKEY

HPHONE_CONN

ADIFFHP

AUDIO

HPHONE_L_CONN

HPHONE_L

HPHONE_CONN

ADIFFHP

AUDIO

HPHONE_R_CONN

HPHONE_R

HPHONE_REF

HPHONE_RET_SNS

AUDIO

ADIFFLP

EXT_MIC_RET

AUDIO

MIKEY_MICBIAS

PWR50

VCC_MAIN_R

VCC_MAIN

I2C0_SCL_1V8

I2C0_SDA_1V8

MIKEY_INT_L

PP1V8_SDRAM

EXT_MIC_N

AUDIO

ADIFFLP

HP_R_SNUB

AUDIO

HP_L_SNUB

AUDIO

AUDIO

MIKEY_DETECT

HPHONE_DET_CONN

AUDIO

EXT_MIC_RET

ADIFFLP

AUDIO

EXT_MIC_P

EXT_MIC_P

AUDIO

EXT_MIC_P_CONN

AUDIO

HPHONE_RET_SNS_CONN

MIC3_DP

ADIFFLP

AUDIO

E_MIC_REF

MIC3_DP

ADIFFLP

AUDIO

E_MIC

HPHONE_DET

AUDIO

HPHONE_REF

EXT_MIC_P_SNUB

EXT_MIC_P

MIKEY_MICBIAS

HPHONE_DET

10K

01005

NP0-C0G

6.3V

5%

NOSTUFF

FERR-47-OHM-400MA-300MOHM

0603

FERR-47-OHM-400MA-300MOHM

0603

C127

1

2

C157

1

2

C45

1

2

C59

1

2

C62

1

2

C64

1

2

C523

1

2

R308

1

2

C524

1

2

U70

D2

A2

D1

B2

B1

C2

A3

A1

D3

C1

C3

B3

R509

1

2

C449

1

2

R510

1

2

C450

1

2

C257

1

2

C258

1

2

FL26

1

2

C526

1

2

R642

1

2

C66

1

2

R11

1

2

C34

1

2

C32

1

2

DZ29

1

2

DZ28

1

2

C94

1

2

R38

1

2

R39

1

2

R10

1

2

XW146

1

2

C522

1

2

R430

1

2

C256

1

2

FL29

1

2

FL28

1

2

DZ30

1

2

C255

1

2

C90

1

2

FL27

1

2

9 OF 18

A.0.0

051-7921

CR-9 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE9

9 OF 29

10 18

8

10

8

8

9

9

11

17

3

8

10

11

13

16

3

8

10

11

13

16

11

5

11

13

17

10 18

9

9

10 18

10 18

8

8

8 9

9

9

9

18

9

background image

RSV/TRG

SDA/SI

VDD

CS*

SO

CAD0

CAD1

TST1

TST2

TST6

DRDY

VID

VSS

SCL/SK

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

VIBE_N

DGND

AGND

BUTTON FLEX CONNECTOR

I2C ADDR: 0001100X (0X0D)

NEW COMPASS

NOTE POLARITY CHANGE

0.1UF

10%

6.3V
X5R
201

AK8975B

MODULE-BGA

201

X5R

6.3V

10%

0.1UF

5%

6.3V

56PF

NP0-C0G

01005

70-OHM-300MA

01005

M-ST-SM

503308-1810

SYNC_DATE=N/A

SYNC_MASTER=N/A

BUTTON B2B, COMPASS

HPHONE_DET_CONN

PP1V8

I2C0_SCL_1V8

I2C0_SDA_1V8

COMPASS_BRD_INT

PP1V8

PP3V0_IO

PP3V0_IO

PWR250

PP2V0_VIBE

RINGER_A

HPHONE_RET_SNS_CONN

HPHONE_R_CONN

HPHONE_L_CONN

EXT_MIC_P_CONN

VOL_UP_L

VOL_DWN_L

PP2V0_VIBE_F

PWR250

C225

1

2

U4

D1

D2

A2

C3

A4

A3

B3

B4

A1

C2

D4

B1

C4

C1

C175

1

2

C270

1

2

FL8

1

2

J1

19

20

21

22

1

10

11

12

13

14

15

16

17

18

2

3

4

5

6

7

8

9

10 OF 18

A.0.0

051-7921

CR-10 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE10

10 OF 29

9 18

2 3 4 7 8 10 11
12 13 14 15 16

3 8 9 11 13 16

3 8 9 11 13 16

3

2 3 4 7 8 10 11 12 13 14 15
16

2

3

4

6

10

11

14

2

3

4

6

10

11

14

11

3

11

13

18

9 18

9 18

9 18

9 18

3

13

18

3

13

18

18

background image

LED_PWR_IN

VDD_BUCK_1_2

AP_PMU_EXTON

BT_HOST_WAKE

BB_PMU_ON_L

MIC_HP_BIAS

PP3V3_ACC

PP3V0_NAND

PP3V0_OPTICAL

PP3V0_LCD

PP3V0_VIDEO

VDD_LDO4_7

VDD_LCM

VBUS_OCP_SNS

VBUS_OV

VLCM1

WLED1

LCD_BL_CA

MIKEY_INT_L

WLAN_HOST_WAKE

CLK_32K_WIFI

DOCK_BB_USB_SEL

CLK_32K_PMU

BATTERY_SWI

WL_BT_REG_ON

MENU_KEY_L

VDD_LDO_3_5_8

VDD_LDO_10

RESET_IN

RESET_L

SHDN

I2C0_SDA_1V8

I2C0_SCL_1V8

SWI_BLCTRL

USB_BRICKID

ADC_IN7

VDD_LDO_1_6

VDD_VIB

VDD_LDO_11

PP1V8_VBUCK2

PP1V8

PP1V8_GRAPE

PP3V0_IO

PP1V2_PLL

PP1V35

BATTSNS

BATT_VCC_CURSNS

FW_DET

PP1V7_VA_VCP

VBUS_PROT

USB_PWR_RPROT

VCC_MAIN

LCD_BOOST_OUT

PP3V0_CAM

PP2V8_CAM

KEEPACT

NTC

RINGER_A

PMU_IRQ_L

ACC_IDENTIFY

PP1V1_CPU

PP1V8_ALWAYS

WLED2

PWR_KEY_L

LCD_BOOST_CTRL

ACC_DETECT_L

VIB_PWM_EN

PP2V0_VIBE

PP1V2_HIPARK

ASHLEY_PMU

IN

D2

(1 OF 2)

G2

S

S

D1

G1

(2 OF 2)

G

S

D

OUT

CE

VOUT

VDD

GND

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

PP1V2_SDRAM BY 0.1MS

NOTE: THIS DELAYS STARTUP OF

VIBRATOR BOOST

NC

NC

USB OVER/REVERSE VOLTAGE PROTECITON

PMU

10

11

CSD75202W15

CSP

CSD75202W15

CSP

PMEG2005AEL

SOD882

0.47UF

10%

10V
X5R
402

SOT883L

CEDM7001

10

11

RB521ZS-30

SM-201

1%

4.99K

201

1/20W

1%

1K

GDZT2R7.5

GDZ-0201

SM

WLCSP4

RP106Z121D

1%

8.25K

SM

ZXTN26020DMF

DFN1411-3

GDZ-0201

GDZT2R5.6

20K

201

1/20W

1%

0.01UF

10%

6.3V

X5R

1%

10K

SYNC_MASTER=N/A

SYNC_DATE=N/A

ASHLEY PMU

MENU_KEY_BUFF_L

RINGER_A

HOLD_KEY_L

FW_PWR_SNS

VBUS_RPROT_SNS

VBUS_OV

VBUS_PROT

PWRSW_ST

VCC_MAIN

PP1V8_SDRAM

MAKE_BASE=TRUE

PP1V8_SDRAM

VBUS_PROT

PWR2500

DIFFERENTIAL_PAIR=VBUS_SNS

VBUS_PROT_SNS

VBUS_RPROT_SNS

DIFFERENTIAL_PAIR=VBUS_SNS

USB_PWR_NO_PROTECT

PWR1000

PPCPU_CORE

PWRSW_ST

PWR250

PP1V2_SDRAM

VCC_MAIN

PP2V0_VIBE

VCC_MAIN

AP_PMU_EXTON

BT_HOST_WAKE

RESET_PMU_L

MIC_HP_BIAS

PP3V3_ACC

PP3V0_NAND

PP3V0_OPTICAL

PP3V0_IMU

PP3V0_VIDEO

VBUS_PROT_SNS

VLCM1

LCD_BL_CC

LCD_BL_CA

MIKEY_INT_L

WLAN_HOST_WAKE

CLK_32K_WIFI

DOCK_BB_EN

CLK_32K_PMU

BATTERY_SWI

WL_BT_REG_ON

PMU_RESET_IN

RESET_3V0_L

I2C0_SDA_1V8

I2C0_SCL_1V8

SWI_BLCTRL

USB_BRICKID

ADC_IN7

PP1V8

PP1V8_GRAPE

PP3V0_IO

PP1V2

BATTSNS

BATT_VCC

VDD_VA_VCP

LCD_5V7_AVDDH

PP3V0_CAM

PP2V85_CAM

KEEPACT

NTC

PMU_IRQ_L

ACC_IDENTIFY

PP1V1

PP1V8_ALWAYS

LCD_BOOST_CTRL

ACC_DETECT_L

VIB_PWM_EN

PP2V0_VIBE

PP1V2_HP

USB_PWR_RPROT

OV_CLAMP_B

VBUS_OV

I10

MF

MF

MF

MF

MF

1/32W

1/32W

1/32W

01005

01005

01005

01005

MF

1/32W

01005

221K

1%

C185

1

2

R76

1

2

D1

1

2

C275

1

2

D6

1

2

U7

R113

1

2

Q2

B2

C2

C3

C1

B1

Q2

A2

A3

B3

A1

B1

Q3

3

1

2

R115

1

2

R37

1

2

DZ6

1

2

XW1

1

2

R81

1

2

XW3

1

2

Q1

1

3

2

DZ5

1

2

R95

1

2

11 OF 18

A.0.0

051-7921

LOCATED ON PP 19 - 20

CR-11 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE11

11 OF 29

3

13

20

3

10

13

18

20

3

13

16

18

20

14

20

11

19

11

19

2

11

19

9 11 17 19

5 9 11 13 17 19

5

9

11

13

17

19

2 11 19

11 19

11 19

14

4 19

4 5

9 11 17 19

9 11 17 19

3 17 20

17 20

17 20

8 19

14 19

6 19

16 19

12 19

6 19

11

19

17 19

15 19

15 19

9 20

17 20

17 20

17 20

15 18 20

3 17 20

17 20

2

20

2

20

3

8

9

10

13

16

20

3

8

9

10

13

16

20

7

20

2

18

20

15

18

20

2 3 4 7 8 10 12 13 14 15 16 19

15 19

2 3 4 6 10 14 19

2 4 19

17

19

8

14

16

17

19

8 19

15 18 19

16 19

16 19

3

20

17

20

3

20

14

18

20

2 7 19

13 19

15 18 19

14

18

20

3 19

10 11 19

13 19

11

19

background image

INT2

VDD

VDD_IO

SDO

GND

NC

RESERVED

INT1

CS

SDA/SDI/SDO

SCL/SPC

PLLFILT

DEN

INT

GND

CS

SDO_SA0

SDA_SDI_SDO

SCL_SPC

VDD_IO

DRDY

RES3

RES2

RES1

RES0

VDD

RES/VDD

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

I2C ADDRESS: 0011101X (0X1D)

ACCELEROMETER

GYRO

LIS331DLH

LGA

10%

X5R

6.3V

0.1UF

201

6.3V

0.1UF

X5R
201

10%

LGA

AP3GDL

X5R

10%

0.01UF

01005

6.3V

CERM-X5R-1

4V

20%

201

0.47UF

01005

MF

1/32W

1%

10K

10%

0.1UF

X5R

6.3V

201

CERM

6.3V

10%

1UF

402

ACCEL,GYRO

SYNC_MASTER=N/A

SYNC_DATE=N/A

GYRO_PLLFILT

PWR100

GYRO_INT1

PP1V8

PP3V0_IMU

PP1V8

PP1V8

GYRO_INT2

ACCEL_INT1_L

CAM_STROBE_EN

I2C2_SDA_1V8

I2C2_SCL_1V8

ACCEL_INT2_L

PP3V0_IMU

I2C2_SDA_1V8

I2C2_SCL_1V8

U3

8

5

12

13

16

11

9

2

3

10

15

4

6

7

14

1

C186

1

2

C181

1

2

C203

1

2

U16

5

8

6

13

7

14

9

10

11

12

15

2

3

4

16

1

C230

1

2

C228

1

2

R61

1

2

C63

1

2

12 OF 18

A.0.0

051-7921

CR-12 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE12

12 OF 29

3

2 3 4 7 8 10 11 12 13 14 15 16

11

12

2 3 4 7 8 10 11 12 13 14 15 16

2

3

4

7

8

10

11

12

13

14

15

16

3

3

3

16

3 12

3 12

3

11

12

3 12

3 12

background image

DETECT

I/O

CLK

VCC

VPP

RESET

GND

PCM1_I2S_DO

PCM1_I2S_DI

PCM1_I2S_FS

I2C_SCL

TEST

PCM0_I2S_CLK

PCM0_I2S_DO

PCM0_I2S_DI

RESET*

PCM2_I2S_CLK

PCM2_I2S_FS

PCM2_I2S_DI

JTAG_RST*

JTAG_CLK

GPIO_A

GPIO_B

UART_TX

UART_RX

PCM1_I2S_CLK

JTAG_TMS

P_VDD

C_VDD

P_GND

I2C_SDA

C_GND

IO_GND

IO_VDD

CLK

PCM2_I2S_DO

PCM0_I2S_FS

JTAG_TDO

JTAG_TDI

IN

A

Y

NC

NC

VCC

GND

OUT

OUT

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

JUST IN CASE U8 DOESN’T WORK

POWER/HOLD KEY PU AND ESD

VOLUME SWITCH ESD

RINGER A/B SWITCH PU AND ESD

BUFFER IS NEEDED BECAUSE OF IT’S LOW V_IH AND LEAKAGE

MENU KEY PU, ESD AND BUFFER

IT MUST BE OPEN DRAIN SO THAT WHEN PP1V8_SDRAM IS DOWN,
MENU_KEY_BUFF_L IS PULLED LOW THROUGH R94 AND INTERNAL
PULLDOWN IN ASHLEY.

HIGHLAND PARK

NC - IPU

SIM CARD SLOT AND ESD

NC - IPU

NC - IPU

NC - IPD

NC - OPU

** LAYOUT: PLACE NEXT TO H3

** BACKUP IN CASE I2S0_MCK DOES NOT WORK

I2C ADDRESS: 0111110X (0X3E)

1.00K

5%

01005

1/32W
MF

MENU_KEY_BUFF_L

I2S2_LRCLK

I2S2_DOUT

HP_GPIO_A

100K

1%

221K

01005

1/32W

MF

1%

221K

01005

1/32W

MF

1%

221K

01005

1/32W
MF

5%

5%

5%

01005

01005

01005

01005

01005

1/32W

1/32W

1/32W

1/32W

1/32W

MF

MF

MF

MF

MF

VOL_UP_L

0201

6.8V-100PF

6.8V-100PF

6.8V-100PF

I2S2_MCLK

L61HP_CLK_PWM

SIMCRD_IO

SIM_VCC

SIMCRD_RST

SIMCRD_CLK

SIMCRD_IO

SIM_VCC

SIMCRD_RST

SIMCRD_CLK

SIM_DETECT

MENU_KEY_L

PP1V8_SDRAM

HOLD_KEY_L

PP1V8_ALWAYS

PP1V8_SDRAM

RINGER_A

VOL_DWN_L

HP_PCM1_I2S_DOUT

HP_PCM1_I2S_DIN

HP_PCM1_I2S_LRCLK

I2C0_SCL_1V8

I2S1_BCLK

I2S1_DIN

I2S1_DOUT

AUDIENCE_RESET_L

I2S2_BCLK

HP_GPIO_B

UART6_RXD

UART6_TXD

HP_PCM1_I2S_BCLK

PWR50

PP1V2_HP

I2C0_SDA_1V8

PP1V8

I2S2_MCLK_R

I2S2_DIN

I2S1_LRCLK

SYNC_DATE=N/A

HPARK, SWITCH ESD, SIM CARD

SYNC_MASTER=N/A

10%

X5R

0.1UF

201

6.3V

6.8V-100PF

0201

18

16

11

3

0201

11

3

SOT891

74AUP1G07GF

0201

18 14

0201

6.8V-100PF

33.2

1%

0%

0.00

NOSTUFF

100K

AUD10-C0

BGA

1UF

402

CERM

6.3V

10%

10%

6.3V

1UF

CERM
402

1UF

6.3V

10%

402

CERM

100K

SOT953

NUP412VP5XXG

F-ST-SM1

SIM-CARD-N90

0

MF

NOSTUFF

5%

1/20W

201

U15

1

2

3

4

5

C187

1

2

J2

3

12

8

9

10

11

13

5

7

2

1

6

R65

1

2

C182

1

2

C183

1

2

C184

1

2

U62

E4

E5

E6

A6

D5

C6

C5

B4

B3

D1

E1

F1

F2

D2

F5

F6

B1

C1

A1

C2

F4

F3

E2

E3

A4

B2

A5

A3

D6

A2

B5

B6

R73

1

2

R72

1

2

R78

1

2

R80

1

2

DZ11

1

2

DZ10

1

2

U8

R57

1

2

R94

1

2

R56

1

2

DZ12

1

2

DZ9

1

2

R58

1

2

DZ13

1

2

R98

1

2

13 OF 18

A.0.0

051-7921

CR-13 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE13

13 OF 29

17

3

18 10 3

3

3

17

13

17

13

17 13

17 13

17

13

17

13

17 13

17 13

17

17 13 11 9 5

11

17 13 11 9 5

18

11

10

3

18 10 3

17 8

17 8

17 8

16 11 10 9 8 3

17

3

17

3

17

3

3

17

17

3

17

3

3

3

3

17 8

11

16 11 10 9 8 3

16

15

14

12

11

10

8

7

4

3

2

3

17

3

background image

SYM_VER-1

IN-

OUT-

OUT+

VCC

SHDN*

SHDM

BIAS

IN+

GND

SYM_VER-1

GND

VCC

NC

NC

Y

A

SYM_VER-1

SYM_VER-1

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

TP’S

SPKR PREAMP

SHDN VTH=1.4V, OK TO DRIVE W/ 1.8V GPIO

DOCK CONNECTOR

8V-30V FW DETECTION

** WAS 27PF

** FAULT PROTECTION

** DUAL STACK FOR DOUBLE

TCM1005

90-OHM-100MA

0402

220-OHM-0.7A-0.28-OHM

16V
NP0-C0G

100PF

6.3V

56PF

NOSTUFF

NP0-C0G

NOSTUFF

56PF

6.3V
NP0-C0G

FERR-120-OHM-1.5A

0402B

0402B

FERR-120-OHM-1.5A

NP0-C0G

6.3V

56PF

56PF

6.3V
NP0-C0G

6.3V

56PF

NP0-C0G

0201-1

240-OHM-0.2A-0.8-OHM

0201-1

240-OHM-0.2A-0.8-OHM

56PF

6.3V
NP0-C0G

201

6.3V

10%

X5R

0.1UF

402

1UF

10%

CERM

6.3V

100K

NP0-C0G

6.3V

56PF

6.3V

NP0-C0G

56PF

6.8V-100PF

0201

MAX9718

UCSP

56PF

NP0-C0G

6.3V

GDZ-0201

GDZT2R5.1B

47.0K

100PF

NP0-C0G

0201

6.8V-100PF

M-ST-SM

AA03-P042VA2

NP0-C0G

56PF

6.3V

X5R

201

10%

0.1UF

6.3V

6.3V

X5R

201

0.1UF

10%

6.3V

0.1UF

X5R

201

10%

10%

0.1UF

201

6.3V

X5R

0.1UF

10%

6.3V

201

X5R

0.1UF

6.3V

10%

201

X5R

100K

100K

NOSTUFF

0%

0.00

NOSTUFF

0%

0.00

0%

0.00

90-OHM-100MA

TCM1005

NP0-C0G

RB521ZS-30

SM-201

SM-201

RB521ZS-30

74LVC1G07GF

SOT891

698K

1%

0%

0.00

4700PF

6.3V

X5R

10%

56PF

6.3V

NP0-C0G

120-OHM-210MA

12-OHM-100MA

TCM1210-4SM

12-OHM-100MA

TCM1210-4SM

0201-1

0201-1

240-OHM-0.2A-0.8-OHM

0201-1

80-OHM-0.2A-0.4-OHM

0201-1

0201-1

240-OHM-0.2A-0.8-OHM

0201-1

240-OHM-0.2A-0.8-OHM

DOCK,SPKR AMP

SYNC_MASTER=N/A

SYNC_DATE=N/A

INT_MIC1_N

DP_AUX_P

DP_D1_C

DP_DATA1_C_N

DPORT

DP_D1_C

USBHS_P

DP_D1_C

DP_D1_C

DP_DATA1_C_P

DPORT

DP_DATA1_CONN_P

DOCK_D_PORT1

D_PORT

DOCK_D_PORT1

DP_DATA1_CONN_N

DOCK_D_PORT1

D_PORT

DOCK_D_PORT1

DP_D0_C

DP_DATA0_C_N

DP_D0_C

DPORT

DP_D0_C

DP_DATA0_C_P

DP_D0_C

DPORT

DP_DATA0_CONN_P

DOCK_D_PORT0

D_PORT

DOCK_D_PORT0

DP_DATA0_CONN_N

DOCK_D_PORT0

D_PORT

DOCK_D_PORT0

DP_DATA0_N

USB_DP_DOCK

USB

USB_DOCK_DP

USB_DOCK_DP

USB_DM_DOCK

USB_DOCK_DP

USB

USB_DOCK_DP

USBHS_N

DP_DATA1_N

DP_DATA0_P

PWR1000

USB_POWR_NO_PROTECT_CONN

SPKR_CONN_N

ADIFFXHP

L61_SPKR_CONN

SPKR_CONN_N

SPKR_CONN_P

ADIFFXHP

L61_SPKR_CONN

SPKR_CONN_P

DOCK_C

ACC_IDENTIFY

PWR1000

USB_PWR_NO_PROTECT

DP_AUX_CONN_N

DOCK_D_PORT_AUX

D_PORT

DOCK_D_PORT_AUX

MENU_KEY_L

INT_MIC1_P_CONN

AUDIO

ADIFFLP

DOCK_COMP

75_OHM

VIDEO

DOCK_C

VIDEO

75_OHM

AUDIO

ADIFFLP

LINE_OUT_L

LINE_OUT_R

AUDIO

ADIFFLP

VIDEO

VID_C

LINE_OUT_R_CONN

ADIFFLP

AUDIO

LINE_OUT_CONN_DP

LINE_OUT_L_CONN

ADIFFLP

AUDIO

LINE_OUT_CONN_DP

VID_Y

VIDEO

VID_COMP

VIDEO

DOCK_Y

VIDEO

75_OHM

DOCK_3_3V

PWR500

DP_AUX_C_N

DP_AUX_C

DPORT

DP_AUX_C

DP_AUX_C_P

DPORT

DP_AUX_C

DP_AUX_C

LINE_OUT_L_CONN

ADIFFLP

LINE_OUT_R_CONN

ADIFFLP

POD_TO_ACC_DOCK_CONN

USB_MUX_DOCK_DP

USB

DP_AUX_CONN_P

DOCK_D_PORT_AUX

DOCK_D_PORT_AUX

D_PORT

USB_MUX_DOCK_DP

ACC_TO_POD_DOCK_CONN

USB

DOCK_TCK_CONN

DOCK_TMS_CONN

INT_MIC1_P

SPKR_CONN_PREAMP_P

DOCK_FW_PWR

PP1V8

DP_HPD

PP3V0_IO

ACC_DETECT_L

PP3V3_ACC

DOCK_TCK

DOCK_TMS

MEMS_MIC1_PWR_F

LINE_RET_SENSE_CONN

DOCK_COMP

DOCK_Y

DOCK_TDO

PP3V0_IO

BATT_VCC

LINE_REF

LINE_RET_SENSE_CONN

DOCK_TDI

FW_PWR_SNS

SPKR_AMP_EN

SPKR_CONN_PREAMP_N

DP_AUX_N

DP_DATA1_P

MF

MF

MF

MF

MF

MF

MF

MF

MF

1/32W

1/32W

1/32W

1/32W

1/32W

1/32W

1/32W

1/32W

1/32W

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

01005

5%

5%

5%

5%

5%

5%

5%

5%

5%

5%

5%

5%

5%

5%

5%

5%

5%

MF

1/32W

01005

221K

1%

80-OHM-0.2A-0.4-OHM

80-OHM-0.2A-0.4-OHM

56PF

5%

6.3V

01005

16V

01005

JTAG_TRSTN_GPIO_R

NOSTUFF

NOSTUFF

NOSTUFF

C195

1

2

FL22

1

2

FL23

1

2

FL25

1

2

FL24

1

2

FL14

1

2

FL15

1

2

L1

1

2

3

4

FL19

1

2

C226

C214

1

2

C207

1

2

L4

1

2

L3

1

2

C260

1

2

C261

1

2

C262

1

2

FL10

1

2

FL11

1

2

C263

1

2

C253

1

2

C252

1

2

R13

1

2

C72

1

2

C73

1

2

DZ2

1

2

U5

A2

B3

C1

A1

A3

C3

B2

C2

B1

C196

1

2

DZ31

1

2

R516

1

2

C67

DZ1

1

2

J3

1

10

11

12

13

14

15

16

17

18

19

2

20

21

22

23

24

25

26

27

28

29

3

30

31

32

33

34

35

36

37

38

39

4

40

41

42

43

44

45

46

5

6

7

8

9

C227

1

2

C188

1

2

C189

1

2

C190

1

2

C191

1

2

C201

1

2

C202

1

2

R82

1

2

R84

1

2

R85

1

2

R86

1

2

R99

1

2

L2

1

2

3

4

D2

1

2

D3

1

2

U6

2

3

1

5

6

4

R54

1

2

R45

1

2

R119

1

2

C223

1

2

C224

1

2

FL13

1

2

L5

1

2

3

4

L6

1

2

3

4

14 OF 18

A.0.0

051-7921

CR-14 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE14

14 OF 29

8

18

7

2

7

18

18

2

7

7

18

14 18

14 18

14 18

14 18

14

11 18

11

13 18

14

14

8

8

6

14 18

14 18

6

6

14

14

18

14

18

17

17

8

18

8

2 3 4 7 8 10 11 12
13 15 16

7

2 3 4 6 10 11 14

11 18

11

2

2

8

14

14

14

2

2

2

3

4

6

10

11

14

8 11 16 17

8

18

14

2

11

3

8

7

7

background image

VSTM[0]
VSTM[1]
VSTM[2]

VSTM[4]

VSTM[3]

VSTM[5]
VSTM[6]
VSTM[7]

VSTM[9]

VSTM[8]

VSTM[10]
VSTM[11]
VSTM[12]
VSTM[13]
VSTM[14]

INT*/GPIO[0]

GO/GPIO[1]

I2C/GPIO[3]

I2C/GPIO[2]

SYNC_GPIO[4]

IR_DRV_GPIO[5]

A_CS*/GPIO[6]

A_SCLLK_GPIO[7]

A_SDO_GPIO[8]
A_SDI_GPIO[9]

H_SDI

VDD_H

VDD_IO

VDD_CORE

GND

VDD_ANA

GND

GND

GND

IR_IN

CPY0
CPX0

CPY1

BOOT_CFG[0]
BOOT_CFG[1]

JTAG_TDI

JTAG_TMS

JTAG_TCK

JTAG_TDO

JTAG_RTCK/TM[0]

TM1

CLK_IN

IN[4]

IN[9]

IN[8]

IN[7]

IN[6]

IN[5]

LDO_IN

RESET*

IN[1]
IN[2]
IN[3]

H_CS*

H_SCLK

H_SDO

IN[0]

3.3V_OUT

CPX1

A

PP

PP

PP

PP

PP

II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

NIMBUS_PRODUCT_CONFIG, NC=IPHONE

N90 LCD CONNECTOR

N90 NIMBUS CONNECTOR

GRAPE CONNECTOR

GND=N90

(POUR GND ON UPPER &LOWER LAYER)

(GUARDED BY GND ON SAME LAYER)

NIMBUS

NC

NC

* STSTB

TODO: DO WE NEED A PI-FILTER FOR CONTROL LINES?

** THESE 10 CAPS ARE TO REPLACE 1 4.7 UF CAP IN ORDER TO REDUCE HEIGHT IN THE FORHEAD AREA

0.1UF

201

6.3V

10%
X5R

F761586GZCKR

BGA

402

X5R-CERM

6.3V

4.7UF

20%

01005

NP0-C0G

5%

6.3V

56PF

0.1

1%

1/20W

MF

201

1/20W

1%
MF

201

10

402

20%

6.3V

4.7UF

X5R-CERM1

5%

01005

NP0-C0G

56PF

6.3V

0201-1

80-OHM-0.2A-0.4-OHM

25V

33PF

201

NP0-C0G

5%

NOSTUFF

F-ST-SM

AA03-S030VA1

AXE426124

M-ST-SM

20%
X5R

6.3V

0201

1.0UF

20%
X5R

6.3V

0201

1.0UF

X5R

6.3V

20%

0201

1.0UF

20%

6.3V

X5R

0201

1.0UF

1.0UF

X5R

6.3V

20%

0201

X5R

6.3V

20%

0201

1.0UF

6.3V

X5R

20%

0201

1.0UF

6.3V

X5R

20%

0201

1.0UF

6.3V

X5R

20%

0201

1.0UF

6.3V

X5R

20%

0201

1.0UF

10.2

1%

1/20W

MF

201

20%

6.3V

402

X5R-CERM

4.7UF

240-OHM-0.2A-0.8-OHM

0201-1

240-OHM-0.2A-0.8-OHM

0201-1

TP-P6

SM

P4MM

SM

P4MM

SM

P4MM

1/32W

1%

01005

MF

1.00M

5%

1/32W

510K

01005

MF

SM

P4MM

SM

P4MM

201

4V

20%

0.47UF

CERM-X5R-1

4.7UF

X5R-CERM1

6.3V

20%

402

402

4.7UF

20%

X5R-CERM1 6.3V

X5R-CERM1

4.7UF

402

20%

6.3V

4V
201

20%

0.47UF

CERM-X5R-1

NIMBUS, GRAPE, LCD CONN.

SYNC_DATE=N/A

SYNC_MASTER=N/A

GRAPE_LDO_IN

PWR250

SPI_ST

SPI1_CS_L

SPI1_SCLK

SPI_ST

SPI_ST

SPI1_MOSI

SPI1_MISO_R

SPI_ST

SPI_ST

SPI1_MISO

CPX1

PWR250

GRAPE_ST

NIMBUS_PANEL_IN<0>

GRAPE_ST

NIMBUS_PANEL_IN<1>

NIMBUS_PANEL_IN<9>

GRAPE_ST

CPX0

PWR250

PWR250

CPY0

NIMBUS_VSTM_OUT<14>

GRAPE_ST

NIMBUS_VSTM_OUT<13>

GRAPE_ST

NIMBUS_VSTM_OUT<12>

GRAPE_ST

NIMBUS_VSTM_OUT<11>

GRAPE_ST

NIMBUS_VSTM_OUT<10>

GRAPE_ST

NIMBUS_VSTM_OUT<8>

GRAPE_ST

NIMBUS_VSTM_OUT<9>

GRAPE_ST

NIMBUS_VSTM_OUT<7>

GRAPE_ST

NIMBUS_VSTM_OUT<6>

GRAPE_ST

NIMBUS_VSTM_OUT<5>

GRAPE_ST

NIMBUS_VSTM_OUT<3>

GRAPE_ST

NIMBUS_VSTM_OUT<4>

GRAPE_ST

NIMBUS_VSTM_OUT<2>

GRAPE_ST

NIMBUS_VSTM_OUT<1>

GRAPE_ST

NIMBUS_VSTM_OUT<0>

GRAPE_ST

VDD_GRAPE_CORE

PWR250

PWR500

VDD_H

PWR500

VDD_ANA

PP1V8_LCM_CONN

PWR250

PWR250

GRAPE_VDD_IO

CPY1

PWR250

NIMBUS_PANEL_IN<8>

GRAPE_ST

GRAPE_ST

NIMBUS_PANEL_IN<2>

GRAPE_ST

NIMBUS_PANEL_IN<7>

GRAPE_ST

NIMBUS_PANEL_IN<6>

GRAPE_ST

NIMBUS_PANEL_IN<5>

GRAPE_ST

NIMBUS_PANEL_IN<4>

GRAPE_ST

NIMBUS_PANEL_IN<3>

GRAPE_RESET_L

LCD_RESET_L

NIMBUS_PANEL_IN<7>

NIMBUS_PANEL_IN<9>

NIMBUS_VSTM_OUT<1>

LCD_5V7_AVDDH

LCD_BL_CA

LCD_BL_CC

NIMBUS_PANEL_CONFIG

NIMBUS_PANEL_IN<1>

NIMBUS_PANEL_IN<5>
NIMBUS_PANEL_IN<6>

NIMBUS_PANEL_IN<4>

NIMBUS_PANEL_IN<3>

NIMBUS_VSTM_OUT<4>

NIMBUS_VSTM_OUT<9>

NIMBUS_VSTM_OUT<5>

NIMBUS_VSTM_OUT<2>

NIMBUS_PANEL_IN<8>

NIMBUS_PANEL_IN<0>

NIMBUS_VSTM_OUT<0>
NIMBUS_VSTM_OUT<3>

NIMBUS_VSTM_OUT<6>

NIMBUS_VSTM_OUT<13>

NIMBUS_VSTM_OUT<12>

NIMBUS_VSTM_OUT<11>

NIMBUS_VSTM_OUT<14>

NIMBUS_VSTM_OUT<10>

PP1V8

LCD_BOOST_CTRL

NIMBUS_PANEL_IN<2>

NIMBUS_VSTM_OUT<7>
NIMBUS_VSTM_OUT<8>

NIMBUS_INT_L

LCM_MIPI_DATA1_C_N

LCM_MIPI_DATA2_C_P
LCM_MIPI_DATA2_C_N

LCM_MIPI_DATA0_C_P

LCM_MIPI_DATA3_C_N

LCM_MIPI_DATA3_C_P

LCD_HIFA

LCD_BL_CA_F
LCD_BL_CC_F

LCD_5V7_AVDDH

LCD_PIFA

LCM_MIPI_CLK_C_N

LCM_MIPI_CLK_C_P

LCM_MIPI_DATA1_C_P

LCM_MIPI_DATA0_C_N

GRAPE_LDO_IN

CLK_32K_PMU

PP1V8_GRAPE

ADC_IN7

NIMBUS_PANEL_CONFIG

C200

C205

C206

C208

C211

C204

1

2

U19

D7

F4

E6

E5

F5

C5
C4

E8

B8

A8

B7

A7

A5

D1

D8

G6

E7

G7

G8

H7

H8

F7
F8

B4
A3
B3
A2
A1
B2
B1
C2
C1
C3

H6

C6

A4

D6

D2

D5

E4

D4

A6

E3

F6

D3

B5

B6

C8

C7

E2
E1

H3
G4
H4
G5
H5

F2
F1
F3
G1
G2
H1
H2
G3

C210

C405

R16

1

2

R30

1

2

C198

C245

1

2

FL7

1

2

C273

1

2

J5

1

10

11

12

13

14

15

16

17

18

19

2

20

21

22

23

24

25

26

27

28

29

3

30

31

32

33

34

4

5

6

7

8

9

J4

1

10

11

12

13

14

15

16

17

18

19

2

20

21

22

23

24

25

26

27

28

29

3

30

4

5

6

7

8

9

C68

1

2

C89

1

2

C83

1

2

C76

1

2

C70

1

2

C84

1

2

C91

1

2

C82

1

2

C75

1

2

C69

1

2

R74

1

2

C212

1

2

FL4

1

2

FL3

1

2

TP13

1

PP16

1

PP17

1

PP18

1

R90

1

2

R91

1

2

PP10

1

PP11

1

15 OF 18

A.0.0

051-7921

CR-15 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE15

15 OF 29

15

3

3 18

3

3

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

3

3

15

15

15

11

15

18

11

11

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

15

2 3 4 7 8 10 11 12 13 14 16

11 18

15

15

15

3 18

7

7

7

7

7

7

3

18

18

11 15 18

7

7

7

7

15

11

18

11

11 18

15

background image

IN1

IN2

IN4

IN3

OUT1

OUT2

OUT3

OUT4

GND

IN1

IN2

IN4

IN3

OUT1

OUT2

OUT3

OUT4

GND

IN1

IN2

IN4

IN3

OUT1

OUT2

OUT3

OUT4

GND

GSMB

LED_EN

LX0

PGND

VDD

NTC

INDLED

FLED2

FLED1

OUT1

OUT0

SDA

SCL

COMP

IN

LX1

FGND

AGND

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

* PLACE CLOSE TO BATTERY *

I2C ADDRESS: 100_1010X (0X4A)

LED DRIVER

I2C ADDRESS: 001_0000X (0X10)

CAMERA CONNECTOR

NOTE: C49 IS PROBABLY NOT NEEDED.

5MP

NC

I2C ADDRESS: 011_0110X (0X36)

VGA CAMERA CONN

I2C ADDRESS: 011_1001X (0X39)

ALS/PROX

27PF

5%

NP0-C0G

201

25V

M-ST-SM

BB4-PA26-3A

800MHZ-100MA-27PF

0603

800MHZ-100MA-27PF

0603

1/32W

01005

MF

100K

5%

M-ST-SM

503308-1610

FERR-22-OHM-1A-0.065-OHM

0201

0201

FERR-22-OHM-1A-0.065-OHM

6.3V

10%

0.1UF

X5R
201

100PF

NP0-C0G

5%

10V

01005

100PF

NP0-C0G

01005

5%

10V

56PF

6.3V

5%

01005

NP0-C0G

0201-1

240-OHM-0.2A-0.8-OHM

NP0-C0G

01005

6.3V

5%

56PF

01005

NP0-C0G

6.3V

5%

56PF

120-OHM-210MA

01005

01005

120-OHM-210MA

10-OHM-200MA

0201

120-OHM-210MA

01005

5%

6.3V

NP0-C0G

01005

56PF

6.3V

01005

NP0-C0G

5%

56PF

01005

MF

100K

5%
1/32W

1UF

CERM

6.3V

10%

402

0201-1

80-OHM-0.2A-0.4-OHM

56PF

5%

6.3V

NP0-C0G

01005

0603

800MHZ-100MA-27PF

1UF

402

CERM

10%

6.3V

01005

6.3V

56PF

NP0-C0G

5%

27PF

25V

5%

NP0-C0G
201

201

X5R

6.3V

10%

0.1UF

0201-1

80-OHM-0.2A-0.4-OHM

603

10UF

20%

6.3V

X5R

6.3V
X5R

10%

201

0.022UF

VLS252012-SM

1.5UH-2A-126MOHM

MAX8834EWP+T

WLP

0.1UF

X5R

10%

201

6.3V

10UF

603

X5R

6.3V

20%

402

CERM

6.3V

10%

1UF

01005

NP0-C0G

6.3V

56PF

5%

503308-1210

M-ST-SM

0%

01005

MF

0.00

1/32W

5%

25V

27PF

NP0-C0G

201

27PF

5%

25V
NP0-C0G
201

CAMERA,STROBE,SENSOR B2B

SYNC_MASTER=N/A

SYNC_DATE=N/A

I2C0_SDA_1V8

ALS_INT_L

I2C0_SDA_ALS

INT_MIC2_N

LED_DRIVE_LX

PWR3300

PP3V0_OPTICAL_F

PWR100

PP2V85_CAM_L

PWR250

LED_DRIVE_OUT

PWR1500

PWR250

PP1V8_CAMF_FILT

PWR250

PP1V8_CAM_CONN

PWR1500

LED_DRIVE_FLED

LED_DRIVE_OUT_F

PWR1500

PWR1500

LED_DRIVE_FLED_F

PP1V8

PWR250

PWR2500

BATT_VCC

ALS_INT_L_ALS

INT_MIC2_P

MEMS_MIC2_PWR_F

HOLD_KEY_L

I2C0_SCL_ALS

PP3V0_OPTICAL

PP2V85_CAM

CAM_VGA_SHUTDOWN_L

I2C1_SCL_1V8

CAM_5MP_SHUTDOWN

CAM_STROBE_EN_F

I2C0_SCL_1V8

I2C1_SDA_1V8

LED_DRIVE_COMP

PP3V0_CAM

PP3V0_CAM

PP1V8_CAM_CONN

SMIA_CLK_N

CAM_5MP_SHUTDOWN_F

CAM_MIPI_DATA1_N

CAM_MIPI_CLK_P

CAM_MIPI_CLK_N

CAM_5MP_CLK_F

CAM_5MP_CLK_F

CAM_MIPI_DATA0_N

PP1V8

LED_NTC

CAM_STROBE_EN

LED_NTC

LED_NTC_F

CAM_MIPI_DATA1_P

PP2V85_CAM

PP2V85_CAM

CAM_STROBE_EN_F

CAM_MIPI_DATA0_P

LED_NTC_F

I2C1_5MP_SDA_1V8_F

I2C1_5MP_SCL_1V8_F

SMIA_CLK_P

PP1V8

CAM_5MP_SHUTDOWN_F

CAM_CLK

I2C1_SDA_1V8

I2C1_SCL_1V8

I2C1_5MP_SCL_1V8_F

I2C1_5MP_SDA_1V8_F

I2C1_SDA_1V8_F

I2C1_SCL_1V8_F

SMIA_DATA_P

SMIA_DATA_N

CAM_VGA_SHUTDOWN_L_F

CAM_CLK_F

CAM_CLK

CAM_STROBE_EN

I2C1_SDA_1V8

I2C1_SCL_1V8

LED_DRIVE_FLED

LED_DRIVE_OUT

LED_DRIVE_GSMB

R124

1

2

C197

1

2

C193

C171

1

2

FL5

1

2

C199

1

2

L11

9

10

1

2

3

4

5

6

7

8

C485

1

2

C486

1

2

C488

1

2

C487

1

2

FL2

1

2

C246

1

2

C247

1

2

L9

U17

B5

C1

C2

D2

D3

D1

C4

A4

D4

C3

A2

B2

D5

A1

B1

A3

B3

B4

C5

A5

C250

1

2

C251

1

2

C40

1

2

C42

J7

1

10

11

12

13

14

15

16

2

3

4

5

6

7

8

9

R70

1

2

C47

1

2

C49

1

2

C33

1

2

J6

1

10

11

12

13

14

15

16

17

18

19

2

20

21

22

23

24

25

26

27

28

29

3

30

4

5

6

7

8

9

L8

9

10

1

2

3

4

5

6

7

8

L7

9

10

1

2

3

4

5

6

7

8

R67

1

2

J8

17

18

19

20

1

10

11

12

13

14

15

16

2

3

4

5

6

7

8

9

L10

L12

C119

1

2

C110

1

2

C125

1

2

FL6

1

2

C137

1

2

C133

1

2

FL12

1

2

FL9

1

2

FL21

1

2

FL16

1

2

C78

1

2

16 OF 18

A.0.0

051-7921

CR-16 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE16

16 OF 29

3

8

9

10

11

13

3

8

18

16

16

16

2 3 4 7 8 10 11 12 13 14 15 16

8

11

14

17

8

18

8

3
11 13 18

11

11

16

3

3

16

3

16

3 8 9 10 11 13

3

16

11

16

11

16

16

7

16

7

7

7

16

16

7

2 3 4 7 8 10 11 12 13 14 15 16

16

3

12

16

16

16

7

11

16

11

16

16

7

16

16

16

7

2

3

4

7

8

10

11

12

13

14

15

16

16

3

16

3

16

3

16

16

16

7

7

3

16

3

12

16

3

16

3

16

16

16

17

background image

FSD-

COM-

FSD+

VDD

IN

EN

GND

HSD-

HSD+

COM+

FSD-

COM-

FSD+

VDD

IN

EN

GND

HSD-

HSD+

COM+

BT_PCM_IN

BB_I2S2_RX

BB_I2S2_CLK

BB_I2S1_CLK

BB_USART0_RTS_N

BB_USART0_CTS_N

GPS_SYNC

GPS_INTR_N

GPS_UART_CTS_N

GPS_UART_RTS_N

GPS_STANDBY_N_AP

GPS_RESET_N_AP

BT_PCM_SYNC

BT_PCM_OUT

BT_PCM_CLK

SIMCRD_RST

SIMCRD_CLK

SIM_DETECT

VSIM_VAR

BB_I2S2_TX

BB_I2S2_WA0

BB_I2S1_WA0

UMTS_RXD

UMTS_TXD

BB_USART0_RXD

BB_USART0_TXD

BB_USB_DATA_P

BB_USB_VBUS

AP_PMU_EXTON

IPC_GPIO

IPC_MISO

IPC_MOSI

IPC_MRDY

RESET_DET_N

BB_RST_REQ_N

RESET_PMU_N

GSM_TXBURST_IND

RADIO_ON

RF_RESET_N

GAS_GAUGE

NTC

BATSNS

BATT_VCC

IPC_SCLK

IPC_SRDY

SIMCRD_IO

WL_BT_VDDIO

WL_BT_REG_ON

CLK32K_AP

WLAN_RESET_N

WLAN_SDIO_CLK

WLAN_SDIO_CMD

WLAN_SDIO_DATA<3..0>

BT_UART_CTS_N

BT_UART_RTS_N

BT_UART_RXD

BT_UART_TXD

BT_WAKE

BT_RESET_N

HOST_WAKE_BT

HOST_WAKE_WLAN

BB_USB_DATA_N

BB_I2S1_TX

BB_I2S1_RX

GPS_UART_TXD

GPS_UART_RXD

RADIO_MLB

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

STANDOFFS

1.4V < V(EN) < 0.5V WHEN VDD=2.7 TO 3.6V

1.4V < V(IN) < 0.5V WHEN VDD=2.7 TO 3.6V

AP/RADIO INTERFACE

* PLACE BY DOCK CONN

TODO: CONN TO TP’S

** NOT CHARACTERIZED AT VDD > 3.6 V BUT

VDD RANGE IS 2.7V < VDD < 5.5V

** IN, EN THRESHOLDS:

* PLACE BY CAN

SHIELDS

FIDUCIALS

SHLD-N90-EMI-CAN-SAT-1PC

SHLD-N90-EMI-CAN-BOT-1PC

SM

SHLD-N90-EMI-FRAME-NAND

SM

SM

SM

SM

TH-NSP

SL-1.1X0.4-1.4X0.7

TH-NSP

SL-1.1X0.4-1.4X0.7

TH-NSP

SL-1.1X0.4-1.4X0.7

TH-NSP

SL-1.1X0.4-1.4X0.7

SM-NSP

2.1MMX3.2MM-1P8D-U

SM-NSP

2.1MMX3.2MM-1P8D-U

2.1MMX3.2MM-1P8D-U

SM-NSP

SM-NSP

2.1MMX3.2MM-1P8D-U

10%

X5R
201

6.3V

0.1UF

UTQFN

ISL54200IRUZ

ISL54200IRUZ

UTQFN

5%

NP0-C0G

56PF

6.3V

01005

240-OHM-0.2A-0.8-OHM

0201-1

0201-1

240-OHM-0.2A-0.8-OHM

NP0-C0G

5%

01005

6.3V

56PF

0.1UF

201

6.3V

10%

X5R

TH-NSP

SL-1.1X0.4-1.4X0.7

SM

TH-NSP

SL-1.1X0.4-1.4X0.7

I373

RF

01005

6.3V

NP0-C0G

56PF

5%

01005

NP0-C0G

56PF

5%

6.3V

FID

0P5SM1P0SQ-NSP

0P5SM1P0SQ-NSP

FID

0P5SM1P0SQ-NSP

FID

FID

0P5SM1P0SQ-NSP

FID

0P5SM1P0SQ-NSP

0P5SM1P0SQ-NSP

FID

RADIO,USB MUX,EM PARTS

SYNC_DATE=N/A

SYNC_MASTER=N/A

VCC_MAIN

POD_TO_ACC_DOCK_CONN

ACC_TO_POD_DOCK_CONN

BB_USB_N

BB_USB_P

PP1V8_SDRAM

HP_PCM1_I2S_DOUT

I2S2_DOUT

I2S2_BCLK

I2S1_BCLK

UART1_CTS_L

UART1_RTS_L

GPS_SYNC

GPS_INTR_L

UART4_RTS_L

UART4_TXD

UART4_CTS_L

UART4_RXD

GPS_STANDBY_AP_L

GPS_RESET_AP_L

HP_PCM1_I2S_LRCLK

HP_PCM1_I2S_DIN

HP_PCM1_I2S_BCLK

SIMCRD_RST

SIMCRD_CLK

SIM_DETECT

SIM_VCC

I2S2_DIN

I2S2_LRCLK

I2S1_DIN

I2S1_LRCLK

I2S1_DOUT

UART1_TXD

UART1_RXD

BB_USB_P

BB_USB_N

VLCM1

AP_PMU_EXTON

IPC_GPIO

SPI2_MISO

SPI2_MOSI

BB_RESET_DET_L

RESET_PMU_L

RESET_L

BATTERY_SWI

NTC

BATTSNS

SPI2_SCLK

SIMCRD_IO

WL_BT_REG_ON
CLK_32K_WIFI

WLAN_RESET_L

WLAN_SDIO_CLK

WLAN_SDIO_CMD

WLAN_SDIO_DATA<3..0>

UART3_RTS_L

UART3_CTS_L

UART3_TXD

UART3_RXD

BT_WAKE

BT_RESET_L

BT_HOST_WAKE

WLAN_HOST_WAKE

IPC_SRDY

SPI2_MRDY

BB_RESET_L

LED_DRIVE_GSMB

RADIO_ON

ACC_TO_POD_DOCK

DOCK_BB_EN

POD_TO_ACC_DOCK

USB

USBFS

USBFS_N

USBFS

PP1V8_SDRAM

MAKE_BASE=TRUE

PWR2500

BATT_VCC

UART2_RXD

UART_ST

UART2_TXD

UART_ST

USB

USB_MUX_P

USB_MUX

USB_MUX

USBFS

USBFS_P

USB

USBFS

USB_MUX

USB_MUX_N

USB_MUX

USB

UART0_TXD

VCC_MAIN

UART0_RXD

STDOFF-2.4OD1.27-SM

STDOFF-1.8OD0.75-SM

STDOFF-2.1OD1P18H-0.72-1P6-TH

STDOFF-2.3OD1.18H-TH

SHLD-N90-EMI-FRAME-RF-BOT

SHLD-N90-EMI-FRAME-RF-TOP

SHLD-N90-EMI-FRAME-AP-TOP

SH1

1

SH2

1

SH3

1

SH4

1

SL6

1

SL5

1

SL3

1

SL4

1

SL8

1

SL10

1

SL9

1

SL11

1

C31

1

2

S2

4

3

10

6

7

5

8

9

2

1

S1

4

3

10

6

7

5

8

9

2

1

C192

1

2

FL20

1

2

FL18

1

2

C194

1

2

C209

1

2

BS1

1

BS4

1

BS3

1

SL1

1

BS2

1

SH5

1

SL16

1

C140

1

2

C164

1

2

FD1

1

FD2

1

FD5

1

FD4

1

FD3

1

FD6

1

SH6

1

17 OF 18

A.0.0

051-7921

CR-17 : @SINGLE_BRD_LIB.MLB(SCH_1):PAGE17

17 OF 29

9

11

17

14

14

17

27

17

27

5

9

11

13

17

28

8

13

29

3

13

22

3

13

22

3

13

27

3

27

3

27

3

28

3

28

3

27

3

27

3

27

3

27

3

27

3

27

8

13

29

8

13

29

8

13

29

13

27

13

27

13

27

13

27

3

13

22

3

13

22

3

13

27

3

13

27

3

13

27

3

27

3

27

17

27

17

27

11

27

3

11

22

3

22

3

22

3

22

3

22

11

27

2

18

27

3

11

24

11

24

11

24

3

22

13

27

11

27

11

29

3

27

3

27

3

27

3

27

3

27

3

27

3

27

3

27

3

29

3

27

11

29

11

29

3

22

3

22

3

27

16

22

3

27

11

2

5

9

11

13

17

28

8

11

14

16

27

3

27

3

27

2

3

18

9

11

17

3

18

background image

IN

IN

IN

IN

IN

A

A

A

A

A

A

A

A

IN

IN

A

IN

A

IN

IN

A

A

IN

A

IN

A

IN

IN

IN

A

IN

IN

A

A

IN

IN

PP

PP

A

IN

IN

IN

A

A

IN

A

A

A

A

A

A

A

A

A

IN

A

A

IN

IN

A

A

IN

IN

IN

IN

IN

A

A

A

A

IN

A

IN

A

A

IN

IN

IN

A

A

IN

IN

IN

IN

IN

29

SIZE

D

D

A

B

C

DATE=N/A

18

.0

21

2

1

3

4

5

6

7

8

@SINGLE_BRD_LIB.MLB(SCH_1):PAGE18

CR-18 :

C

A

D

B

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

3

6

IV ALL RIGHTS RESERVED

SHEET

8

7

5

4

2

1

18 OF

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

BRANCH

REVISION

DRAWING NUMBER

R

PAGE TITLE

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

GPIO

RESET

SIGNAL GND(SENSE)

ACCESSORY DETECT

POWER GND

POWER

USB

UART

LCM

GRAPE

TEST

AUDIO

MIC

RECEIVER

LINE OUT

SPEAKER

HEADPHONE

TODO: CONN TO TP’S

14

11

15

14

3

17

3

17

TP-P6

NOSTUFF

NOSTUFF

TP-P6

TP-P6

NOSTUFF

NOSTUFF

TP-P6

TP-P6

NOSTUFF

NOSTUFF

TP-P6

NOSTUFF

TP-P6

NOSTUFF

TP-P6

3

10

13

3

10

13

NOSTUFF

TP-P6

2

17

NOSTUFF

TP-P6

14

14

NOSTUFF

TP-P6

NOSTUFF

TP-P6

2

11

TP-P6

NOSTUFF

10

TP-P6

NOSTUFF

8

14

3

15

3

15

NOSTUFF

TP-P6

9

10

9

10

NOSTUFF

TP-P6

TP-P6

NOSTUFF

8

16

8

16

P4MM

SM

SM

P4MM

TP-P6

NOSTUFF

2

9

10

9

10

NOSTUFF

TP-P6

TP-P6

NOSTUFF

9

10

TP-P6

NOSTUFF

TP-P6

NOSTUFF

TP-P6

NOSTUFF

TP-P6

NOSTUFF

NOSTUFF

TP-P6

NOSTUFF

TP-P6

TP-P6

NOSTUFF

NOSTUFF

TP-P6

NOSTUFF

TP-P6

11

14

TP-P6

NOSTUFF

NOSTUFF

TP-P6

11

14

8

14

TP-P6

NOSTUFF

NOSTUFF

TP-P6

3

10

11

13

13

14

3

11

13

16

3

8

14

TP-P6

NOSTUFF

NOSTUFF

TP-P6

NOSTUFF

TP-P6

TP-P6

NOSTUFF

11

15

TP-P6

NOSTUFF

8

NOSTUFF

TP-1P0-TOP

TP-1P0-TOP

NOSTUFF

14

14

14

TP-P6

NOSTUFF

TP-P6

NOSTUFF

11

15

11

15

15

15

8

SYNC_

TEST POINTS

SYNC_MASTER=N/A

UART0_RXD

VOL_DWN_L

HOLD_KEY_L

FORCE_DFU

USB_DP_DOCK

UART0_TXD

TST_CLKOUT

VOL_UP_L

ADC_IN7

EXT_MIC_P_CONN

HPHONE_R_CONN

HPHONE_DET_CONN

HPHONE_L_CONN

SPKR_CONN_P

SPKR_CONN_N

RCVR_CONN_P

RCVR_CONN_N

INT_MIC1_P

INT_MIC1_N

INT_MIC2_P

INT_MIC2_N

LINE_OUT_L_CONN

LINE_OUT_R_CONN

AUDIO

LINE_REF

PWR50

NIMBUS_INT_L

SPI_ST

SPI1_SCLK

CLK_32K_PMU

LCD_BL_CC_F

LCD_BL_CA_F

LCD_5V7_AVDDH

USB_POWR_NO_PROTECT_CONN

USB_BRICKID

PP2V0_VIBE_F

ACC_DETECT_L

ACC_IDENTIFY

LCD_BOOST_CTRL

USB_DM_DOCK

RINGER_A

MENU_KEY_L

RESET_L

HPHONE_RET_SNS_CONN

TP433

1

TP432

1

TP442

1

TP443

1

TP441

1

TP440

1

TP438

1

TP431

1

TP413

1

TP430

1

TP429

1

TP425

1

TP415

1

TP475

1

TP474

1

TP423

1

TP424

1

TP412

1

TP421

1

TP477

1

TP447

1

TP444

1

TP451

1

TP452

1

TP449

1

TP450

1

TP469

1

TP468

1

TP466

1

TP465

1

TP457

1

TP455

1

TP6

1

TP1

1

TP2

1

TP5

1

TP7

1

TP3

1

TP12

1

TP11

1

TP10

1

PP8

1

PP9

1

TP8

1

18 OF

A.0

051-79

background image

VDD_LDO_10

ADIO

ON_BUF

VLDO9_DSW

VLDO9

WLED2

WLED1

WIFIDIG

VSS

VLDO_12

VLDO_11

VLDO_10

VLDO_8

VLDO_7

VLDO_6

VLDO_5

VLDO_4

VLDO_3

VLDO_2

VLDO_1

VLCM2

VLCM1

VIB_PWM_EN

VIB

VDD_VIB

VDD_OUT

VDD_OUT_S

VDD_LDO_12

VDD_LDO_11

VDD_LDO_3_5_8

VDD_LDO_2

VDD_LDO_1_6

VDD_LDO4_7

VDD_LCM_SW

VDD_LCM

VDD_BUCK_1_2

VBUS_PROT_S

VBUS_PROT

VBUCK2_FB

VBUCK2

VBUCK1_FB

VBOOST_LCM

LX_LCM

LX_CHG

LX2

LX1

LCM_ISENSE

LCM2_EN

CPU_1V8

BOOST_SENSEP

IBAT_S

IBAT

VBUS_OV

VBUS

VBAT

BST_PROT

LX_LED

VCENTER

VCC_MAIN

USB/BAT

1V8

VCORE

LDO

LED_BOOST

LCM/GRAPE

VIB

(2 OF 2)

G

S

D

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

IN

IN

IN

OUT

IN

IN

NC

G

D

S

D

K

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

8

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

3

B

7

ECN

REV

BRANCH

DRAWING NUMBER

REVISION

SIZE

D

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

DRAWING TITLE

THE POSESSOR AGREES TO THE FOLLOWING:

Apple Inc.

SHEET

R

DATE

D

A

C

THE INFORMATION CONTAINED HEREIN IS THE

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

C

3

4

5

6

D

B

8

7

6

5

4

2

1

1

2

APPD

CK

DESCRIPTION OF REVISION

CRITICAL

BOM OPTION

TABLE_5_HEAD

PART#

DESCRIPTION

QTY

REFERENCE DESIGNATOR(S)

TABLE_5_ITEM

SCH # : 051-8351

N90 ASHLEY_PMU SUB-DESIGN

LAYOUT: PLACE XW1 AND XW2 REMOTELY BY AP

19 OF 29

Thu Mar 18 14:15:23 2010

0000880153

A

051-7921

A.0.0

1 OF 2

PRODUCTION RELEASED

2010-03-23

L1_PMU,L3_PMU,L16_PMU,L18_PMU

NOSTUFF

NOSTUFF

PWRSW_ST

PWRSW_ST

2.2UH-1.5A-98MOHM

PWR250

PWR50

BOOST_PROT

BOOST_SENSE_P

PWR250

CERM

VLS252012-SM

NOSTUFF

5.6UH-1.15A-462MOHM

PWR1000

PWR100

MAKE_BASE=TRUE

10%

D1815A4-C23-VAN2

UFBGA

10UF

6.3V

603

X5R

20%

6.3V

6.3V

10UF

X5R
603

20%

5.6UH-1.15A-462MOHM

VLS252012-SM

VDD_BUCK_1_2

PWR250

PWRSW_ST

LED_PWR_IN

VLS252012-SM

PWR2000

SW_BUCK1

10UF

VBUS_OCP_SNS

VCC_MAIN

PWR250

PP1V2_HIPARK

PWR250

PP3V0_CAM

WLED2

SW_BOOST

VBUCK2_FB

PWR250

LCM_ISENSE

LCD_BOOST_GATE

VIB_PWM_EN

PWR250

PP2V0_VIBE

PWR250

LCM_LX

PWRSW_ST

PWR250

BST_SRC

BOOST_PROT

SW_BOOST

PWR100

PP1V2_PLL

PP1V1_CPU

PWR250

PP3V0_LCD

PP1V8_ALWAYS

PWR250

BOOST_SENSE_P

SW_BUCK2

PWR1000

PWR250

PP2V8_CAM

PWR250

VSW_CHG

PWR250

PWRSW_ST

VBOOST_LCM

PP1V7_VA_VCP

PWR250

PP1V8_GRAPE

PP3V3_ACC

BATTSNS

VCC_MAIN

PWRSW_ST

PWR2000

VBUS_PROT

USB_PWR_RPROT

VBUS_OV

PWR2000

VCENTER

BATT_VCC_CURSNS

PWR2500

PP1V8_VBUCK2

LCD_BST_SW

LCD_BOOST_GATE

LCD_BOOST_CTRL

PWR250

VLCM1

WLED1

PWR250

PP3V0_NAND

PP3V0_VIDEO

PP1V8

PWR250

VBUCK1_FB

PWR250

LCD_BL_CA

PWR100

MIC_HP_BIAS

PWR100

PP3V0_OPTICAL

PWR100

PP3V0_IO

MAKE_BASE=TRUE

GND_ST

201

1%

MF

1/20W

25.5K

6.3V

1UF

10%

402

CERM

10%

25V

805

X5R-CERM

2.2UF

VLS252012-SM

20%

6.3V
X5R-CERM1
402

4.7UF

X5R-CERM1

6.3V

402

20%

4.7UF

UMLP

2.2UH-1.8A-155MOHM

6.3V

603

10%

603

4.7UF

10%

6.3V
X5R-CERM

VLS252012-SM

3.3UH-1.4A-272MOHM

10%

402

6.3V
CERM

NOSTUFF

SM

SM

NOSTUFF

VDD_LDO_10

VDD_VIB

VDD_LCM

VDD_LDO_11

VDD_LDO4_7

VDD_LDO_3_5_8

VDD_LDO_1_6

TANT-POLY
CASE-A4

6.3V

20%

47UF

402

6.3V

10%

1UF

CERM

201

MF

1/20W

1%

0.1

402

10%

6.3V
CERM

1UF

82PF

5%

CERM

25V

0201

18PF

CERM
01005

16V

5%

X5R

20%

10UF

6.3V

603

1UF

6.3V
CERM
402

20%

603

6.3V
X5R

5%

6.3V

01005

56PF

10V

603

X5R

20%

10UF

PMEG2005AEL

SOD882

402

1UF

10%

6.3V
CERM

6.3V

1UF

402

CERM

CERM

10%

402

6.3V

1UF

SOT723

NTK3134NTXXH

25V

5%

201

CERM

100PF

39PF

25V

5%

NP0-C0G
201

402

MF-LF

1/16W

1%

470K

6.3V

X5R

NOSTUFF

10%

0.01UF

01005

CERM

1UF

402

6.3V

6.3V
CERM
402

10%

1UF

10%

6.3V
CERM
402

1UF

VLS3012-SM

CERM

10%

6.3V

402

1UF

10%

6.3V

402

CERM

1UF

CERM
402

1UF

6.3V

10%

1UF

402

10%

CERM

6.3V

1UF

402

10%

6.3V

402

10%

CERM

6.3V

1UF

NOSTUFF

SM

201

0.1

1/20W
MF

1%

402

20%

6.3V
X5R-CERM1

10%

1UF

6.3V

402

CERM

603

X5R

6.3V

20%

10UF

10UF

20%

X5R
603

6.3V

CERM

10%

6.3V

1UF

402

402

6.3V

10%

CERM

1UF

20%

10%

PWR1000

PWR250

LCD_BST_SW

LCM_ISENSE

4.7UF

PWR250

X5R-CERM1

1UF

10%

6.3V
CERM
402

402

4.7UF

PWR100

SYNC_MASTER=N/A

SYNC_DATE=N/A

?

10%

4.7UF

X5R-CERM

1UF

LCD_BOOST_OUT

PWRSW_ST

PP1V8_VBUCK2

603

20%

10UF

6.3V
X5R

6.3V

20%

10UF

X5R
603

PP1V35

PWR2000

PWRSW_ST

NP0-C0G

VBOOST_LCM

PWR1500

5.6UH-1.15A-462MOHM

VLS252012-SM

NOSTUFF

5.6UH-1.15A-462MOHM

FDFME3N311ZT

LED_LX

1

?

TDK POWER INDUCTORS

607-6809

Y

2

1

C291_PMU

2

1

C298_PMU

2

1

C243_PMU

2

1

C453_PMU

2

1

C462_PMU

2

1

C47_PMU

2

1

C49_PMU

1

2

R519_PMU

1

2

XW147_PMU

2

1

C459_PMU

2

1

C460_PMU

2

1

C299_PMU

2

1

C301_PMU

2

1

C300_PMU

2

1

C474_PMU

L17_PMU

2

1

C267_PMU

2

1

C68_PMU

2

1

C70_PMU

2

1

C42_PMU

2

1

C69_PMU

R522_PMU

2

1

C177_PMU

2

1

C179_PMU

K11

K7

J1

A3

A2

F2

E2

B2

J6

H6

H5

G8

G7

G6

G5

G4

F8

F7

F6

F5

F4

E8

E7

E6

E5

D8

D7

D6

D5

C6

A8

G11

L11

B11

J11

A11

C11

H11

E10

E11

B9

L2

L1

C5

L3

K3

L8

K8

J2

B8

G10

D11

F11

A10

H10

L4

K5

A5

J5

L5

B5

A1

D9

K2

K4

L7

A4

A6

J4

B6

B1

E3

H7

L9

L10

A7

J3

K6

J9

G3

E1

L6

U48_PMU

3

2

1

Q3_PMU

2

1

C161_PMU

2

1

C191_PMU

2

1

C274_PMU

2

1

C76_PMU

1

2

D1_PMU

2

1

C190_PMU

2

1

C272_PMU

2

1

C153_PMU

2

1

C176_PMU

2

1

C160_PMU

2

1

C266_PMU

2

1

C265_PMU

2

1

C58_PMU

2

1

C269_PMU

2

1

C168_PMU

1

2

R6_PMU

2

1

C203_PMU

1

2

C63_PMU

1

2

XW2_PMU

1

2

XW1_PMU

2

1

C1_PMU

2

1

L2_PMU

2

1

C178_PMU

2

1

C209_PMU

2

1

C32_PMU

1

2

L7_PMU

7

2

6

1

3

4

5

8

Q1_PMU

2

1

C3_PMU

2

1

C2_PMU

1

2

L1_PMU

1

2

L3_PMU

1

2

L16_PMU

1

2

L18_PMU

2

1

C67_PMU

2

1

C164_PMU

1

2

R225_PMU

1

2

1

1

1

1

1

1

1

1

2

1

1

1

1

2

1

1

1

1

1

background image

OUT

OUT

OUT

OUT

IO

IO

IO

OUT

IN

IN

IN

IN

INPUT

I2C

RESET

WDOG

GPIO

TEMPERATURE

REFERENCES

INPUT

DIGITAL

ANALOG

(1 OF 2)

T3

ACC_DET

ACC_ID

ADC_IN7

BRICK_ID

FW_DET

GPIO1

GPIO4

GPIO5

GPIO6

GPIO7

GPIO8

IREF

IRQ*

KEEPACT

RESET*

RESET_IN

SCL

SDA

SHDN

SWI

T1

T2

T4

TBAT

TCAL

VDD_REF

XTAL1

GPIO10

GPIO9

GPIO2

GPIO3

ADC_REF

VDD_RTC

VREF

XTAL2

BUTTON3

BUTTON2

BUTTON1

IN

IN

IN

OUT

OUT

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

FOREHEAD

BASEBAND

GPS

INTERNAL PULL-DOWN

H3P

RESISTOR FOR TEMP CALIBRATION

I2C ADDRESS: 1110100X (0X74)

CLK_32K_PMU

DOCK_BB_USB_SEL

1%

10K

MF

1/20W

201

01005

MF

NOSTUFF

100K

5%

1/32W

MF

402

3.92K

1/16W

0.1%

01005

CERM

16V

5%

22PF

22PF

CERM

5%

01005

16V

32.768K-20PPM-12.5PF

2012

201

MF

1/20W

1%

10K

0.01UF

6.3V

10%

X5R

01005

GDZ-0201

GDZT2R5.1B

5%

01005

CERM

6.3V

100PF

10KOHM-1%

0201

CERM

6.3V

100PF

01005

5%

100PF

5%

01005

CERM

6.3V

10KOHM-1%

0201

0201

10KOHM-1%

01005

5%

100PF

6.3V
CERM

100PF

01005

CERM

5%

6.3V

SM

NOSTUFF

SM

NOSTUFF

SM

NOSTUFF

NOSTUFF

SM

SM

NOSTUFF

01005

1/32W

220K

MF

5%

5%

01005

MF

1/32W

10K

6.3V

10%

0.1UF

201

X5R

01005

X5R

10%

1000PF

6.3V

402

CERM

10%

0.22UF

10V

X5R

6.3V

10%

0.1UF

201

201

MF

1/20W

1%

200K

0.01UF

10%

X5R

6.3V

01005

0.01UF

X5R

6.3V

10%

01005

10KOHM-1%

0201

100K

1/20W

1%

MF
201

10K

MF

1%

1/20W

201

SYNC_MASTER=N/A

SYNC_DATE=N/A

ASHLEY PMU

RESET_L

PMU_IRQ_L

I2C0_SCL_1V8

I2C0_SDA_1V8

ADC_REF

TCAL_XW

TCAL

SWI_BLCTRL

RESET_IN

SHDN

BOARD_TEMP4

BOARD_TEMP3

NTC

KEEPACT

MENU_KEY_L

ADC_IN7

PWR_KEY_L

FW_DET

RINGER_A

ACC_DETECT_R_N

ACCID

USB_BRICKID

BOARD_TEMP1

BOARD_TEMP2

OSC32O

CRYSTAL

OSC32I

CRYSTAL

MIKEY_INT_L

CLK_32K_WIFI

BATTERY_SWI

WLAN_HOST_WAKE

BT_HOST_WAKE

TEMP4_XW

VDD_REF

TEMP3_XW

TEMP2_XW

TEMP1_XW

IREF

AP_PMU_EXTON

VDD_RTC

VREF

ACC_DETECT_L

WL_BT_REG_ON

BB_PMU_ON_L

VCC_MAIN

PP1V8_ALWAYS

ACC_IDENTIFY

BB_PMU_ON_R_L

WL_BT_REG_ON_R

UFBGA

D1815A4-C23-VAN2

2 OF 2

A.0.0

051-7921

20 OF 29

1

2

R28_PMU

1

2

R517_PMU

1

2

R18_PMU

B4

K9

F3

F10

C8

J10

C2

D4

H4

K1

H3

E4

F9

C4

H9

C7

B7

B3

C3

C10

J7

B10

D10

A9

E9

C9

H2

G1

D1

D2

C1

D3

G2

F1

G9

H1

K10

J8

H8

U48_PMU

2

1

C83_PMU

2

1

C82_PMU

2

1

Y1_PMU

1

2

R1_PMU

2

1

C163_PMU

1

2

DZ1_PMU

2

1

C7_PMU

2

1

R48_PMU

2

1

C6_PMU

2

1

C5_PMU

2

1

R45_PMU

2

1

R49_PMU

2

1

C4_PMU

2

1

C8_PMU

2

1

XW3_PMU

2

1

XW4_PMU

2

1

XW5_PMU

2

1

XW6_PMU

2

1

XW7_PMU

1

2

R165_PMU

1

2

R741_PMU

2

1

C454_PMU

C455_PMU

2

1

C456_PMU

2

1

C457_PMU

1

2

R515_PMU

2

1

C154_PMU

2

1

C151_PMU

2

1

R38_PMU

1

2

R83_PMU

R190_PMU

1

1

background image

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

8

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

3

B

7

ECN

REV

BRANCH

DRAWING NUMBER

REVISION

SIZE

D

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

DRAWING TITLE

THE POSESSOR AGREES TO THE FOLLOWING:

Apple Inc.

SHEET

R

DATE

D

A

C

THE INFORMATION CONTAINED HEREIN IS THE

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

C

3

4

5

6

D

B

8

7

6

5

4

2

1

1

2

APPD

CK

DESCRIPTION OF REVISION

BASEBAND + MEMORY

PAGE

BOARD - 920-XXXX
SCHEMATIC - 951-XXXX

02

03

09

BOM - 630-XXXX

05

06

08

07

BASEBAND I/O

CONTENTS

04

A-GPS

WLAN/BLUETOOTH RADIO

SYSTEM CONNECTORS

POWER AMPS AND RF FRONT END

GSM & UMTS TRANSCEIVER

BASEBAND POWER SUPPLY

N90 (ICE3) HSPA RADIO

PVT - 04/15/10:BRD REV9

21 OF 29

0000880153

A

051-7921

A.0.0

1 OF 9

PRODUCTION RELEASED

2010-03-23

TITLE PAGE

background image

BI

OUT

OUT

BI

BI

IN

OUT

IN

OUT

OUT

IN

BI

BI

BI

BI

BI

BI

BI

BI

OUT

IN

OUT

IN

IN

OUT

IN

OUT

IN

OUT

IN

OUT

OUT

OUT

IN

OUT

OUT

M10

DIF_D7

DIF_D6

DIF_D2

DSI_CLKP

M1

M3

M4

M6

M5

M8

M7

M9

CC_RST

CC_CLK

CC_IO

MMCI1_CLK

MMCI1_CMD

MMCI1_CD

MMCI1_DAT3

MMCI2_CLK

MMCI2_DAT0

MMCI2_CD

MMCI2_DAT2

MMCI2_DAT3

MMCI3_CMD

MMCI3_CLK

MMCI3_CD

MMCI3_DAT0

MMCI3_DAT1

MMCI3_DAT3

MMCI3_DAT2

USB_DPLUS

USB_TEST

USB_DMINUS

USB_ID

VBUS1

DPLUS

TDO

DMINUS

TDI

TMS

TCK

TRIG_IN

TRST*

HW_MON2

HW_MON1

MIPI1_DATA0

MIPI1_DATA2

MIPI1_DATA4

MIPI1_DATA3

MIPI1_DATA7

MIPI1_DATA6

MIPI1_DATA5

MIPI1_CLK

USIF1_TXD_MTSR

USIF1_RTS*

USIF1_CTS*

USIF1_RXD_MRST

USIF3_TXD_MTSR

USIF3_SCLK

USIF3_RXD_MRST

USIF3_RTS*

USIF3_CTS*

DSP_AUDIO_IN1

SWIF_TXRX

CLKOUT0

T_OUT0

T_OUT1

CLK32K

DIF_D0

DIF_D1

DIF_D3

DIF_D4

DIF_D5

DIF_CS1

DIF_D9

DIF_D8

DIF_RESET1

DIF_CS2

DIF_CD

DIF_WR

DIF_RD

DIF_VD

DIF_HD

CIF_D1

CIF_D0

CIF_D2

CIF_D3

CIF_D4

CIF_D5

CIF_D6

CIF_D7

CIF_PCLK

CLKOUT2

CIF_HSYNC

CIF_VSYNC

CIF_PD_GPIO

CIF_RESET_GPIO

KP_IN1

KP_IN0

KP_IN2

KP_IN3

KP_IN4

KP_IN5

KP_OUT0

KP_IN6

KP_OUT1

KP_OUT2

EPN1

KP_OUT3

EPP1

EPPA1

EPPA2

MICN1

MICP1

AUX1P

AUX1N

AUX2P

AUX2N

I2S1_CLK0

I2S1_WA1

I2S1_RX

I2S1_WA0

I2S1_TX

I2C1_SDA

I2C1_SCL

I2C2_SCL

I2C2_SDA

HF_SPK1P

HF_SPK1N

HF_SPK2N

HF_SPK2P

CSI_DP1

CSI_DN1

CSI_DP2

CSI_CLKP

CSI_DN2

CSI_CLKN

DSI_DP1

DSI_CLKN

DSI_DN1

M2

M0

MMCI1_DAT0

MMCI1_DAT1

MMCI1_DAT2

USB_TUNE

MMCI2_DAT1

MMCI2_CMD

MIPI1_DATA1

MIPI

FS_USB

JTAG

DISPIF

VOICEBAND

DEBUG

I2C

MIPI

CAM

MIPI

DIS

MISC

USIF

AMP

AUDIO

I2S1

KEYPAD

&

DEBUG

HS USB

MMCI3

MMCI2

CAMIF

MMCI1

SIM

(3 OF 3)

ADC

OUT

IN

IN

OUT

IN

IN

OUT

OUT

BI

IN

IN

OUT

IN

IN

OUT

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

ICE3

NST

N/A

MURATA

NST

NST

NST

NST

BOARD_ID2

NC

NC

NC

NC

NC

EVT2

NST

NC

NC

NC

NC

NC

NC

1

1

NST

NST

DEV6

BOARD_ID0

EINT4

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

PVT

0

0

0

DVT4

1

1

DVT3

1

NST

0

1

1

0

NST

1

0

1

0

0

NST

NST

NST

0

0

DEV5

DEV7

DEV3

BOARD_ID1

NST

NST

DEV1

NC

NC

NC

NC

NC

NC

NC

BOOT CONFIG DESCRIPTION

16-BIT AAD MUXED

0

1

0

NOR FLASH - EBU CONFIG:

0

16-BIT AD MUXED

NOR FLASH - EBU CONFIG:

1

0

0

0

DSP_AUDIO_IN1,
ARE ONLY ON TP AVAILABLE

MON1 AND

MON2

DSP_AUDIO_IN1

HWCFG[3]

0

0

HWCFG[2]

MON1

MON2

HWCFG[1]

0

TRIG_IN
HWCFG[0]

0

EXTERNAL BOOT VIA USB

BOOT CONFIG DESCRIPTION

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

DEV4

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

POPULATE FOR AAD MUX BOOT

NC

NC

NC

NC

NC

0

NC

NC

EINT3

NC

NC

NC

0

NST

NC

1

PROTO0

PROTO1

1

NC

NC

PROTO2

PROTO3

NC

NC

NC

NC

NC

EVT1

1

NC

1

1

EVT3

DVT1

0

NST

NST

NC

NST

1

0

NST

1

VENDOR

USI

POPULATE R46/R47 AS BOM OPTION AT THE TOP

1

0

ICE4

N90

NST

1

0

1

BOARD_ID5

NC

NC

FAMILY

NST

BOARD_ID3

WIFI MODULE VENDOR ID

DEV2

1

NST

NST

RESERVED

BOARD_ID4

NST

RESERVED

RESERVED

0

NST

1

DVT2

1

PROJECT

0

NC

NC

NC

NC

NC

BOARD_ID1

BOARD_ID2

BOARD_ID0

NC

NC

NC

BASEBAND I/O

VF2BGA

XGOLD616

01005

4.7K

MF

1/32W

5%

01005

5%

1/32W

MF

4.7K

01005

NOSTUFF

0%

1/32W

MF

0.00

1/32W

0.00

01005

NOSTUFF

0%

MF

0.00

MF

1/32W

0%

01005

NOSTUFF

01005

0%

1/32W

MF

0.00

NOSTUFF

01005

NOSTUFF

0%

1/32W

MF

0.00

01005

NOSTUFF

0%

1/32W

MF

0.00

01005

5%

MF

1/32W

100K

01005

5%

MF

1/32W

100K

01005

100K

1/32W

MF

5%

43.2

1%

1/32W

01005

MF

5%

390K

MF

01005

1/32W

0201

10KOHM-1%

01005

MF

1/32W

51.1K

1%

1/32W
MF

1%

221K

01005

BASEBAND I/O

BB_USB_DET

BB_USB_VBUS

BB_USB_DET

BB_I2S1_TX

BB_I2S2_RX

BB_I2S2_WA0

BB_I2S2_TX

BOARD_ID3

BOARD_ID4

BOARD_ID5

UMTS_TXD

UMTS_RXD

BB_TDI

BB_TRST_N

VSD2_1V8

RF_TEMP_BB

SIMCRD_RST

SIMCRD_IO

BB_USB_VBUS

BB_TDO

BB_TMS

BB_TCK

TRIG_IN

MON2

MON1

BB_USART0_TXD

BB_USART0_RTS_N

BB_USART0_CTS_N

BB_USART0_RXD

IPC_MOSI

IPC_SCLK

IPC_MISO

26M_GPS

GSM_TXBURST_IND

IPC_MRDY

RESET_DET_N

BB_I2S1_CLK

BB_I2S1_RX

BB_I2S1_WA0

3G_DCDC_EN

BB_RST_REQ_N

BB_USB_TUNE

BB_I2S2_CLK

AP_PMU_EXTON

IPC_SRDY

IPC_GPIO

VSIM_VAR

SIMCRD_IO

MON2

VSD2_1V8

IPC_MOSI

IPC_SCLK

IPC_MRDY

DIFFERENTIAL_PAIR=BB_USB_DATA

USB

BB_USB_DATA_P

USB

DIFFERENTIAL_PAIR=BB_USB_DATA

BB_USB_DATA_N

TRACEPKT<0>

50_OHM

TRACEPKT<2>

50_OHM

TRACEPKT<4>

50_OHM

TRACEPKT<3>

50_OHM

50_OHM

TRACEPKT<7>

TRACEPKT<6>

50_OHM

50_OHM

TRACEPKT<5>

50_OHM

TRACECLK

50_OHM

TRACECTL

TRACEPKT<1>

50_OHM

SIMCRD_CLK

2 OF 9

A.0.0

051-7921

22 OF 29

22

27

27

27

27

27

22

27

27

27

27

27

27

27

27

27

27

27

27

27

27

27

27

27

27

27

27

27

28

22

27

27

27

27

27

22

27

27

27

M13

N4

N5

P2

Y11

J14

M15

J13

H13

K13

L13

L14

M14

E10

G11

F12

N12

N11

N9

L10

E4

D7

G4

D5

E5

B2

B1

D4

C2

C1

D1

D2

A9

A8

A10

B8

B9

E12

L8

E11

L7

L5

R9

T10

U10

H9

H10

W4

W6

U5

U4

U8

U7

U6

Y4

H4

J4

K4

K5

K2

L4

K1

L2

L1

G5

J6

E8

E2

E1

F9

P5

R1

P1

N7

M6

M8

N1

N2

P4

M7

M5

M4

M2

N8

M1

Y2

Y3

W3

W2

W1

V2

V1

U2

U1

T2

T5

T4

T1

R2

A7

B7

A6

A5

A4

A3

B6

A2

B5

B4

G19

B3

G20

M17

L17

H16

H17

J17

J16

K17

K16

J8

J7

H8

H7

H5

H1

H2

J2

J1

J20

K19

L19

L20

Y10

Y9

Y6

Y8

Y5

Y7

Y13

Y12

Y14

J15

K14

P11

P10

K10

B10

D6

D8

W5

U9_RF

27

22

27

22

27

1

2

R21_RF

1

2

R58_RF

1

2

R46_RF

1

2

R48_RF

1

2

R52_RF

1

2

R53_RF

1

2

R50_RF

1

2

R47_RF

1

2

R56_RF

1

2

R57_RF

1

2

R61_RF

25

27

24

27

27

27

27

1

2

R20_RF

27

27

27

27

22

1

2

R66_RF

27

2

1

R28_RF

1

2

R7_RF

1

2

R78_RF

2

2

7

2

3

4

5

7

4

7

2

7

2

2

3

4

5

7

2

7

2

7

2

7

background image

BI
BI

BI

IN

BI

BI
BI

BI

BI
BI

BI

BI
BI

BI

BI

BI

BI

BI
BI

BI

BI
BI

BI

BI
BI

BI
BI

BI

BI
BI

BI

BI

IN

OUT

OUT

OUT

OUT
OUT

OUT

OUT
OUT

OUT

OUT
OUT

OUT

OUT

OUT

IN

IN

IN

IN

IN

IN

IN

BI
BI

BI
BI

BI

BI
BI

BI

BI

BI

BI

BI

BI
BI

BI

BI

IN

IN

IN

IN

IN

IN

IN

IN

IN
IN

IN

BI

BI

BI
BI

BI

BI

BI

BI
BI

BI

BI
BI

BI

BI

BI

BI

IN

IN

IN

IN

IN

F_AVD*

ADQ15

ADQ8
ADQ9

RFU9

RFU8

RFU7

RFU6

RFU5

RFU4

RFU3

RFU2

RFU12

RFU11

RFU10

RFU1

RFU0

NC

INDEX

F_WE*

F_VSS

F_VPP
F_RST*

DNU9

DNU8

DNU7

DNU6

DNU5

DNU4

DNU3

DNU2

DNU11

DNU10

D_VSSQ

D_VSS

D_VCCQ

D_UDQM

D_RAS*

D_DQ9

D_DQ8

D_DQ7

D_DQ6

D_DQ5

D_DQ4

D_DQ3

D_DQ2

D_DQ15

D_DQ14

D_DQ13

D_DQ12

D_DQ11

D_DQ10

D_DQ1

D_DQ0

D_CLK*

D_CLK

D_CKE

D_CE*

D_CAS*

D_BA1

D_BA0

D_A9

D_A8

D_A7

D_A6

D_A5

D_A4

D_A3

D_A2

D_A11

D_A10

D_A1

D_A0

ADQ7

ADQ6

ADQ5

ADQ4

ADQ3

ADQ2

ADQ12

ADQ11

ADQ10

ADQ1

ADQ0

ADQ14

ADQ13

F_RDY

F_CLK

F_CE*
F_OE*

F_VCC

D_LDQS

D_UDQS

DNU0

P_TEST

D_LDQM

D_WE*

F_VCCQ

D_VCC

IN

IN

IN

IN

IN

IN

IN

IN

IN

VDD_CORE_1

F32K

VDD_RTC
VSS_RTC

VDD_CORE_2
VDD_CORE_3

VDD_CORE_5

MEM_BC0*

OSC32K

VDD_CORE_4

VDD_CORE_6

VDDP_DIG_1

MEM_RD*
MEM_WR*

MEM_WAIT*

MEM_RAS*
MEM_CAS*

MEM_BC1*

MEM_BC3*

MEM_BC2*

MEM_BFCLKO_0

MEM_SDCLKO

MEM_CKE

MEM_BFCLKO_1

VDD_USB

VDD_FUSE_FS
VDD_FUSE_LS

VDD_USB_HS_PHY

VBAT_HF_SPK_1

VDD_USB_DIG

VBAT_HF_SPK_2

VSS_HF_SPK_1

VDDP_DIG_MS

VSS_HF_SPK_2

VMIC
VUMIC

VDD_CPN

CP2

CP1

MEM_AD1
MEM_AD2

MEM_AD0

MEM_AD3
MEM_AD4
MEM_AD5
MEM_AD6
MEM_AD7
MEM_AD8

MEM_AD10

MEM_AD9

MEM_AD12

MEM_AD11

MEM_AD13
MEM_AD14
MEM_AD15

FWP

FCDP_RB*

MEM_CS0*
MEM_CS1*

MEM_CSA0*

MEM_CS2*

MEM_ADV*

VSS_MAIN_1
VSS_MAIN_2

VSS_MAIN_4

VSS_MAIN_3

VSS_MAIN_5
VSS_MAIN_6
VSS_MAIN_9

VSS_MAIN_11

VSS_MAIN_10

VSS_MAIN_14

VSS_MAIN_13

VSS_MAIN_12

VSS_MAIN_16

VSS_MAIN_15

VSS_MAIN_17

VDDP_MMC

VSS_MAIN_19

VSS_MAIN_18

VDD_MIPI_BGC

VDD_MIPI_MASTER

VDD_MIPI_PLL

VDD_MIPI_SLAVE

VDDP_DIG_3

VDDP_DIG_2

VDDP_DIG_5

VDDP_DIG_4

VDDP_DIG_6

MEM_A1

MEM_A0

MEM_A2
MEM_A3

MEM_A5

MEM_A4

MEM_A6

MEM_A8

MEM_A7

MEM_A9

MEM_A11

MEM_A10

MEM_A12
MEM_A13

MEM_A15

MEM_A14

(1 OF 3)

RTC

MEMORY

POWER

AUDIO & MS SUPPLY

BUS CONTROL

IN

OUT

OUT

II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

NC

NUMONYX NOR A<23>

BASEBAND MEMORY

NUMONYX NOR A<20>

NUMONYX NOR A<21>

NUMONYX NOR A<16>

NUMONYX NOR A<18>

NUMONYX NOR A<19>

NOTE:NUMONYX F-WP#

NC

NC

NC

NC
NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC
NC

NC

NC

NC

NC
NC

NC

NC
NC

NC

NC

NC

NC

NC

NOTE:NUMONYX F-DPD

NUMONYX NOR A<25>
NUMONYX NOR A<24>
NUMONYX NOR A<22>
NUMONYX NOR A<17>

0.22UF

X5R

6.3V

20%

201

201

6.3V

10%

0.1UF

X5R

201

X5R

6.3V

10%

0.1UF

0.1UF

X5R

10%

6.3V

201

6.3V

0.1UF

201

X5R

10%

201

10%

0.1UF

X5R

6.3V

X5R

6.3V

10%

201

0.1UF

0.1UF

201

X5R

6.3V

10%

0.1UF

6.3V

10%
X5R

201

BGA

128MB-128MB

NOSTUFF

S72XS128RD0AHBHE

XGOLD616

VF2BGA

01005

5%

1/32W

MF

4.7K

1/32W

5%

22

MF

01005

10%

0.01UF

X5R

6.3V

01005

X5R

0.01UF

10%

6.3V
01005

10%

0.01UF

X5R

01005

6.3V

5%

1/32W

1.00M

MF

01005

2012

32.768K-20PPM-12.5PF

22PF

01005

CERM

16V

5%

01005

22PF

CERM

16V

5%

NOSTUFF

SM

01005

4.7K

MF

1/32W

5%

0201

20%

1.0UF

X5R

6.3V

NOSTUFF

01005

5.6PF

+/-0.1PF

16V

NP0-C0G

01005

5%

22

1/32W

MF

5%

22

MF

01005

1/32W

BASEBAND MEMORY

VSS_RTC

PWR50

VRTC_2V3

EBU_A<11>

EBU_A<10>

EBU_A<0>

F32K_BB

EBU_BC0_N

VSD2_1V8

EBU_RD_N
EBU_WR_N
EBU_WAIT_N

EBU_CAS_N

EBU_BC1_N

EBU_BC3_N

EBU_BC2_N

VUSB_VAR

VANA2_2V5

VDD_PMU_LDO_IN

VMIPI_1V2

VSD2_1V8

EBU_AD<1>
EBU_AD<2>

EBU_AD<0>

EBU_AD<3>
EBU_AD<4>

EBU_AD<8>

EBU_AD<10>

EBU_AD<12>
EBU_AD<13>
EBU_AD<14>
EBU_AD<15>

SIM_DETECT

EBU_CS1_N

EBU_ADV_N

VSD2_1V8

VMIPI_1V2

EBU_A<1>
EBU_A<2>
EBU_A<3>

EBU_A<5>

EBU_A<4>

EBU_A<6>

EBU_A<8>
EBU_A<9>

EBU_A<12>
EBU_A<13>

EBU_A<15>

EBU_A<14>

VSD2_1V8

SIM_DETECT

EBU_WR_N

EBU_RD_N

EBU_CS0_N

RESET2_N

REF_CLK_EN_UE

EBU_AD<0>

EBU_A<11>

EBU_AD<3>

EBU_AD<2>

EBU_AD<1>

EBU_AD<7>

EBU_A<1>

EBU_A<8>
EBU_A<9>

EBU_A<13>

EBU_BC0_N

EBU_CS1_N

EBU_A<15>

EBU_A<14>

VSD2_1V8

EBU_AD<6>

EBU_A<0>

EBU_A<10>

EBU_A<12>

EBU_WR_N

EBU_CAS_N

EBU_CKE

EBU_SDCLKO
EBU_BFCLKO_1

EBU_RAS_N

EBU_BC1_N

EBU_AD<13>

EBU_AD<3>

EBU_AD<8>

EBU_A<3>

EBU_A<2>

EBU_AD<10>

EBU_BC2_N

EBU_BC3_N

EBU_AD<4>

EBU_AD<9>

EBU_AD<15>

EBU_AD<14>

EBU_AD<11>

EBU_AD<10>

EBU_AD<14>

EBU_AD<12>

EBU_AD<11>

EBU_AD<9>

EBU_AD<7>

EBU_AD<6>

EBU_AD<5>

EBU_AD<4>

EBU_AD<5>

EBU_AD<8>

FLASH_WP

EBU_AD<0>

VSD2_1V8

VSD2_1V8

EBU_WAIT_N

EBU_A<6>
EBU_A<7>

EBU_A<5>

EBU_A<4>

EBU_AD<1>
EBU_AD<2>

VSD2_1V8

FLASH_WP

OSC32K

EBU_A<7>

EBU_AD<15>

EBU_ADV_N

EBU_BFCLKO_0
EBU_WAIT_N

VSD1_VAR

EBU_AD<11>

EBU_CS0_N

EBU_AD<5>
EBU_AD<6>
EBU_AD<7>

EBU_AD<9>

EBU_RAS_N

VSD2_1V8

EBU_CKE

0

_

O

K

L

C

F

B

_

U

B

E

0

_

O

K

L

C

F

B

_

M

E

M

EBU_SDCLKO

DDR_CLK

DDR_CLK

EBU_BFCLKO_1

EBU_DDR_CLK

MEM_SDCLKO

MEM_BFCLKO_1

EBU_DDR_CLK

3 OF 9

A.0.0

051-7921

23 OF 29

2

1

C7_RF

2

1

C5_RF

2

1

C89_RF

2

1

C91_RF

2

1

C90_RF

2

1

C92_RF

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

27

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

24

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

2

1

C96_RF

2

1

C98_RF

2

1

C97_RF

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

23

K2

L13

D13
E12

L1

K1

J1

G2

F3

F2

E3

E2

N12

N11

M11

E1

D1

P3

M12

M2

M1

K12

K3

J3

F1

D3

D2

D4

G3

M14

J13

J12

J2

F12

H1
L2

P2

P1

N14

N1

B14

B1

A14

A13

P14

P13

C9

B6

A12

A3

P12

N2

M7

C14

C7

B2

A7

B13

B8

B7

A4

N3

C8

C1

C6

P6

A5

A6

C10

B10

A10

B11

A11

C12

C2

C3

B3

C4

C5

B5

B12

C13

N7

P7

M6

L3

N6

N8

P9

M5

N5

P5

M4

N4

P4

M3

N10

N9

M9

M10

P10

K13

K14

J14

H14

F13

F14

H13

G13

G14

E13

E14

L14

H12

M13

H3

G1

D12

H2

C11

B4

A1
A2

B9

M8

P11

L12

G12

N13

A8

P8

D14

A9

U4_RF

23

23

23

23

23

23

23

23

23

E9

A12

B12
C12

K11

T8

F5

U19

A11

T15

R5

E6

U12
U13
U15
T13
T14

W15

Y17

U20

U14

W13

U11

W14

C9

P8
P9

D9

K20

D10

J19

H19

H14

J18

L16
M16

M18

M19

M20

N19
P19

N20

N17
N16
P17
R18
P16
R17

R16

N14

N13

T17

P14
P13
U16

V9
T9

P12
R12

T11

T12

V15

B11

E7

L11

K7

T7

T16
D11

F4

D16

P7

G7

R4

J3

H20

M3

N10

W9

V12

W8

W11

W12

W7

T6

K8

F3

U17

R3

R20

P20

R19
T20

V20

T19

V19

Y19

W20

W19

W18

Y18

W17
W16

Y16

Y15

U9_RF

1

2

R76_RF

1

2

R96_RF

2

1

C101_RF

2

1

C100_RF

2

1

C99_RF

1

2

R9_RF

2

1

Y1_RF

24

25

2

1

C64_RF

2

1

C66_RF

2

1

XW2_RF

1

2

R18_RF

2

1

C4_RF

23

23

2

1

C10_RF

1

2

R97_RF

1

2

R95_RF

4

2

3

4

5

7

4

4

4

3

4

2

3

4

5

7

2

3

4

5

7

3

4

2

3

4

5

7

3

7

2

3

4

5

7

3

2

3

4

5

7

2

3

4

5

7

3

2

3

4

5

7

3

4

2

3

4

5

7

background image

OUT

IN

OUT

IN

OUT

IN

IN

IN

IN

OUT

OUT

OUT

BI

IN

VDD_VBAT_SD1_1

VDD_VBAT_SD1_2

VSS_SD1_1

VSS_SD1_2

VSD1_1

VSD1_2

SD1_FB

VDD_VBAT_SD2_1

VDD_VBAT_SD2_2

VSS_SD2_1

VSS_SD2_2

VSD2_1

VSD2_2

SD2_FB

VDD_VPMU

VMIPI

VDD_VBAT_LDO

VDD_VSIM

VDD_VBAT_RF12_1

VDD_VBAT_RF12_2

VRF1

VRF2

VSS_RF12

NC_9

NC_10

NC_11

NC_12

FSYSEN

XRESET

ALERT*

REF_CLK_EN

RESET_CMP

RESET1*

RESET2*

I2C_INT

ON_OFF1

ON_OFF2

RESET_PMU*

VREF

VDD_VUSB

MIPI_R_EXT

VDD_OSD2

NC_13

SYSCLKEN

F26M

NC_14

DI3_RX_DATX

DI3_RX_DAT

DI3_TX_DAT

DI3_TX_DATX

CMP_EN

PWR_ON_CMP

CHRG_EN

PMUMEAS

VANA1

VDD_VPLL

VANA2

VSS_ANA

VDD_VRTC

VDD_LVDS

RF CONTROL

DIG RF 3.09

(2 OF 3)

OUT

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

NC

BATTERY CONNECTOR

NC

NC

NC

NC

PLACE CLOSE TO BB

NC

NC

NC

NC

NC

NC

NC

NC

NC

BASEBAND POWER SUPPLY

NC

0201

22-OHM-25%-900MA

10UF

20%

6.3V
X5R
603

0201

22-OHM-25%-900MA

27PF

25V

5%

NP0-C0G
201

0201-1

240-OHM-0.2A-0.8-OHM

0201-1

240-OHM-0.2A-0.8-OHM

22UF

20%

603

6.3V
X5R-CERM-1

10UF

20%

603

X5R

6.3V

603

6.3V

22UF

20%

X5R-CERM-1

10UF

20%

6.3V

603

X5R

201

6.3V

0.1UF

X5R

10%

10%

1UF

CERM
402

6.3V

20%

X5R
603

6.3V

10UF

10%

X5R

6.3V

0.1UF

201

10%

CERM-X5R

6.3V

402

0.22UF

CERM-X5R

6.3V

402

10%

0.22UF

6.3V

10%

0.22UF

CERM-X5R
402

0.22UF

10%

6.3V

402

CERM-X5R

10%

0.1UF

201

6.3V
X5R

10%

402

CERM-X5R

6.3V

0.22UF

201

X5R

6.3V

10%

0.1UF

CERM-X5R

10%

402

6.3V

0.22UF

6.3V

402

CERM

10%

1UF

10%

CERM

6.3V

402

1UF

1/20W

30K

MF

201

1%

1/20W
MF
201

100

5%

5%

CERM
201

25V

100PF

201

CERM

25V

5%

100PF

F-ST-SM

WB22453-1401-7F

XGOLD616

VF2BGA

01005

5%

MF

1/32W

NOSTUFF

100K

100K

5%

MF

1/32W

01005

100K

1/32W

01005

MF

5%

SHORT-0402

NOSTUFF

NOSTUFF

SM

SM

NOSTUFF

SM

NOSTUFF

10%

CERM

6.3V

402

1UF

100PF

25V
CERM

5%

201

0201

6.3V
X5R

1.0UF

20%

CPL2512-SM

3.3UH-0.83A-210MOHM

3.3UH-0.83A-210MOHM

CPL2512-SM

BASEBAND POWER SUPPLY

PWR500

VSD1_SW

VSD1_VAR

PWR500

VSD2_1V8

PWR500

PWR500

VSD2_SW

VPMU_1V3

PWR100

VSIM_VAR

PWR100

VSD1_GND

VSD2_GND

VDD_PMU_LDO_IN

VDD_PMU_LDO_IN

XRESET_N_UE

ALERT_N_UE

REF_CLK_EN_UE

DEBUG_RST_N

RESET2_N

RADIO_ON

RESET_PMU_N

VREF

MIPI_R_EXT

VSD2_1V8

SYS_CLK_EN_UE

VPLL_1V35

DEBUG_RST_N

BATSNS

VSD2_1V8

VRTC_2V3

RESET_PMU_N

GAS_GAUGE

DI3_RX_DATX

DI3_RX_DAT

VRTC_2V3

BB_RST_REQ_N

NTC_CONN

GAS_GAUGE_CONN

NTC

GAS_GAUGE_CONN

NTC_CONN

VDDSD1_IN

PWR500

VDDSD2_IN

PWR500

PWR100

VMIPI_1V2

VRF1_GPS

PWR50

VUSB_VAR

PWR50

SYS_CLK_UE

2X

100_OHM_DIFF

2X_DIFF

DI3_RX_DATX

100_OHM_DIFF

2X_DIFF

DI3_RX_DAT

2X_DIFF

DI3_TX_DAT

100_OHM_DIFF

2X_DIFF

DI3_TX_DATX

100_OHM_DIFF

VANA1_1V3

PWR50

VANA2_2V5

PWR100

BATT_VCC

PWR2500

PWR500

VDDSD2_IN

VDDSD1_IN

PWR500

PWR500

VDD_PMU_LDO_IN

VSD1_GND

PWR500

VSD2_GND

PWR500

PWR100

VPLL_1V35

VRF2_2V85

PWR100

VRTC_2V3

PWR50

4 OF 9

A.0.0

051-7921

24 OF 29

2

1

FL6_RF

2

1

C33_RF

2

1

FL8_RF

2

1

C11_RF

2

1

FL5_RF

2

1

FL7_RF

2

1

C50_RF

2

1

C34_RF

2

1

C49_RF

2

1

C55_RF

2

1

C51_RF

2

1

C53_RF

2

1

C59_RF

2

1

C54_RF

2

1

C58_RF

2

1

C45_RF

2

1

C44_RF

2

1

C46_RF

2

1

C52_RF

2

1

C26_RF

2

1

C25_RF

2

1

C28_RF

23

25

27

25

25

23

25

2

1

C23_RF

2

1

C18_RF

27

24

27

1

2

R32_RF

1

2

R33_RF

24

25

24

25

25

25

2

1

C12_RF

2

1

C20_RF

4

3

2

1

5

6

J7_RF

27

27

24

27

A18

B17

B19

C19

A19

B18

A17

D17

E17

D20

D19

B20

C20

E20

F17

F16

E16

F19

B15

D14

A16

D15

C15

A1

Y1

A20

Y20

F2

G2

H11

G10

G9

G12

U9

G1

G14

G13

F20

A15

E15

W10

E14

C6

F1

D13

V6

B13

B14

A14

A13

G8

H12

J5

E19

G16

E13

F18

B16

G17

D12

U9_RF

1

2

R38_RF

1

2

R2_RF

1

2

R13_RF

1

2

XW5_RF

2

1

XW20_RF

2

1

XW43_RF

2

1

XW4_RF

25

2

1

C14_RF

2

1

C36_RF

2

1

C43_RF

2

1

L2_RF

2

1

L3_RF

3

2 3 4 5 7

2

7

4

3

4

3

4

2

3

4

5

7

4

4

7

7

2

3

4

5

7

3

4

4

7

4

5

4

5

3

4

2

7

4 7

4 7

4 7

4 7

4

4

3

8

3

3

5

6

7

9

4

4

3 4

4

4

4

5

3

4

background image

VCONT

NC/GND(TEST TERM)

NC/GND(TEST TERM)

VCC

OUTPUT

GND

RFOUT1

VON

VGS

VEN2

VEN1

VCC

THRM_PAD

RREF

RFOUT5

RFOUT2

RFIN8

RFIN5

RFIN2

RFIN1

RFGND2

RFGND1

RFOUT8

NC

FE_CTRL2

TX3G_M1

RX_M2X

RX_L2

RX_L1X

SYS_CLK_EN

TESTPIN1

VDD_TEST

TESTPIN7

TESTPIN6

TESTPIN5

TESTPIN4

TESTPIN3

TESTPIN2

XO_SUP

XO

VDD_FSYS

TX3G_M2

TX3G_L

TX3G_H

TX2G_M

TX2G_L

RX_M2

RX_M1X

RX_M1

RX_L2X

RX_L1

RX_HX

RX_H

PA_RAMP

PA_POW_DET

PA_MODE

PA_EN4

PA_EN3

PA_EN2

PA_EN1

PA_DC_DET

PA_BSEL

PA_BIAS2

PA_BIAS1

LNA1INT_CTRL

LNA1_OUT

LNA1_IN

LNA_CTRL4

LNA_CTRL3

LNA_CTRL2

LNA_CTRL1

FSYS4

FSYS3

FE_CTRL6

FE_CTRL5

FE_CTRL4

FE_CTRL3

FE_CTRL1

DI3_TX_DAT

DI3_RX_DAT

C_EXT

VDD_MAIN

VDD_VAR

VDD_IO

AFC_DAC

REF_CLK_EN

FSYS2_EN

FSYS2

FSYS3_EN

DI3_RX_DATX

DI3_TX_DATX

SYS_CLK

ALERT*

RESET*

MI1

MI2

V3.09

ADD.

CONTROL

FRONTEND

3G

TRANSMITTER

2.5G

TRANSMITTER

CONTROL

LNA

SUPPLY DOMAINS

(1 OF 2)

MEASUREMENT

RECEIVER

COMBINED

PA CONTROL

SYSTEM

CLOCK

TEST

DIGRF

GND

GND

(2 OF 2)

OUT

OUT

IN

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

IN

IN

OUT

IN

IN

IN

IN

IN

IN

IN

OUT

OUT

IN

IN

IN

OUT

OUT

IN

IN

VCC

AGND

IN1

LDO

LX1

LX2

OUT2

PAOUT

REFBP

RFEN2

IN2

PAEN

RFEN1

REFIN

PGND2

PGND1

IN

OUT

EGSM 900 IN

GSM 850 IN

BAND 8/EGSM 900 OUT2

BAND 8/EGSM 900 OUT1

BAND 5/GSM 850 OUT2

BAND 5/GSM 850 OUT1

BAND 1 OUT2

BAND 1 OUT1

BAND 2/GSM 1900 OUT1

BAND 2/GSM 1900 OUT2

GSM 1800 OUT1

GSM 1800 OUT2

GND

GSM 1800 IN

BAND 1 IN

GSM 1900 IN

BAND 2/

BAND 5/

BAND 8/

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

GSM & UMTS TRANSCEIVER - SMARTI UE

NC

GND PER IFX

GND PER IFX

NC

NC

NC

NC

NC

NC

NC

PLACE CLOSE TO PMB5703

3.3NH+/-0.3NH-180MA

0201

NOSTUFF

NOSTUFF

201

NPO

25V

5%

10PF

10%

0.1UF

201

X5R

6.3V

0.22UF

6.3V

20%

201

X5R

201

NOSTUFF

2.2NH-220MA

2.1X1.77-SM

26MHZ-6PPM

TSLP16

BGA748L16

WF2SGA121

PMB5703

10PF

5%

01005

CERM

16V

NOSTUFF

CERM

25V

201

5%

100PF

NOSTUFF

100PF

25V

5%

201

NOSTUFF

CERM

27K

1/20W

201

1%

MF

201

5%

25V

100PF

CERM

NOSTUFF

201

MF

1%

100

1/20W

10%

01005

X5R

6.3V

0.01UF

0.01UF

10%

01005

X5R

6.3V

01005

X5R

10%

0.01UF

6.3V

1.00K

5%

1/32W

MF

01005

NOSTUFF

6.3V

01005

5%

CERM

100PF

0%

MF

01005

1/32W

0.00

WF2SGA121

PMB5703

BRL2012T2R2M

2.2UH-600MA-0.39-OHM

X5R
603

6.3V

20%

10UF

6.3V
X5R

10%

2.2UF

402

NOSTUFF

SHORT-0402

MF-LF

5%
1/16W

100K

NOSTUFF

402

603

10%

2.2UF

X5R

6.3V

NOSTUFF

SHORT-0402

X5R

6.3V

0.01UF

01005

10%

01005

10%

X5R

6.3V

0.01UF

6.3V
X5R

10%

01005

0.01UF

X5R

10V

10%

201

0.01UF

01005

X5R

10%

6.3V

0.01UF

0.01UF

01005

6.3V

10%

X5R

10%

0.01UF

01005

6.3V
X5R

6.3V

0.22UF

X5R
201

20%

WLP

MAX8839L

NOSTUFF

0201

47K-5%

6.3V

10%

X5R
402

2.2UF

+/-0.1PF

201

2.2PF

25V
NP0

NOSTUFF

LGA

SAVHM881MAB0F57

27PF

25V

201

5%

NP0-C0G

5%

27PF

201

25V

NP0-C0G

5%

27PF

201

25V

NP0-C0G

27PF

5%

25V

NP0-C0G

201

0201

0.9NH+/-0.1NH-0.75A

9.1NH-5%-250MA

0201

0201

1.7NH+/-0.1NH-0.60A

4.3PF

0201

C0G

25V

+/-0.1PF

6.3V

5%

01005

NP0-C0G

56PF

240-OHM-0.2A-0.8-OHM

0201-1

NOSTUFF

SHORT-0201

NOSTUFF

SHORT-0201

VLS3012-SM

2.2UH-1.5A-98MOHM

0.8PF

+/-0.1PF

201-HF

25V
NP0-C0G

10%

1UF

CERM

6.3V

402

402

CERM

6.3V

10%

1UF

201

25V
NP0-C0G

5%

18PF

03015

8.2NH-+/-0.2NH-0.35A-0.00023OHM

01005

0.00

1/32W

MF

0%

201

6.3V
X5R

0.022UF

10%

GSM & UMTS TRANSCEIVER

50_OHM

50_OHM

B1_RXMTCH

BAND1_RX

50_OHM

50_OHM

50_OHM

50_OHM

B2_RXMTCH

50_OHM

BAND2_RX

50_OHM

50_OHM

B8_RXMTCH

50_OHM

BAND1_RX_IN

50_OHM

50_OHM

3G_DCDC_EN

50_OHM

50_OHM

LNA_OUT_B1

3G_LNA_CTRL4

3G_LNA_CTRL3

3G_LNA_CTRL2

3G_LNA_CTRL1

VDD_MAIN_RF

RREF

50_OHM

50_OHM

LNA_OUT_B5

50_OHM

50_OHM

LNA_OUT_B2

50_OHM

B8_RX_IN

50_OHM

BAND5_RX_IN

50_OHM

50_OHM

50_OHM

BAND2_RX_IN

50_OHM

LNA_OUT_B8

50_OHM

50_OHM

PCS_RXP

50_OHM
50_OHM

50_OHM

PCS_RXN

50_OHM

DI3_RX_DAT

3G_RXQ

100_OHM_DIFF

2X_DIFF

BAND1_RXN

BAND1_RX

50_OHM

50_OHM

50_OHM

50_OHM

B5_RXMTCH

BAND8_RX

50_OHM 50_OHM

DC_DC_LX1

PWR2500

50_OHM

BAND5_RX

50_OHM

2X

SYS_CLK_UE

50_OHM

50_OHM

HI_BAND_TX

50_OHM

50_OHM

TX_3G_HB_IN

PWR2500

3G_PA_VCC

PCS_RXP

PCS_RX

50_OHM

50_OHM

DCS_RXN

50_OHM

50_OHM

DCS_RX

BAND1_RX

BAND1_RXP

50_OHM

50_OHM

PCS_RXN

PCS_RX

50_OHM

50_OHM

BAND5_RXP

BAND5_RX 50_OHM

50_OHM

BAND5_RXN

BAND5_RX 50_OHM

50_OHM

2X_DIFF

3G_TXI

100_OHM_DIFF

DI3_TX_DAT

50_OHM

50_OHM

GSM_1800_IN

50_OHM

50_OHM

DCS_RXN

BAND1_RXP

50_OHM

50_OHM

50_OHM

BAND5_RXP

50_OHM

50_OHM
50_OHM

EGSM_RXP

50_OHM

EGSM_RXN

BAND5_RXN

50_OHM

50_OHM

BAND1_RXN

50_OHM

50_OHM

50_OHM

50_OHM

DCS_RXP

3G_TXI

2X_DIFF

100_OHM_DIFF

DI3_TX_DATX

DI3_RX_DATX

100_OHM_DIFF

3G_RXQ

2X_DIFF

ALERT_N_UE

C_EXT

MI1

3G_DCDC_REF

VCC_SPDT

FE_CTRL3

REF_CLK_EN_UE

XRESET_N_UE

AFC_DAC

BATT_VCC

SYS_CLK_EN_UE

3G_DCDC_EN_IN

3G_DCDC_REF_IN

3G_DCDC_REF

BATT_VCC

SYS_CLK_EN_UE

RF_TEMP

AFC_DAC_F

3G_PA_VMODE

PA_EN_B2

PA_EN_B8

VSD2_1V8

PA_EN_B1

TX_3G_LB_IN

50_OHM

50_OHM

FE_CTRL1

FE_CTRL4

50_OHM

50_OHM

TX_3G_MB_IN

PA_RAMP

PA_EN_B5

PA_POW_DET

FE_CTRL2

26M_UE_IN

XO_SUP

PWR100

VRF2_2V85

EGSM_RX

50_OHM

50_OHM

EGSM_RXP

EGSM_RX

50_OHM

EGSM_RXN

3G_LNA_CTRL3

3G_LNA_CTRL4

50_OHM

50_OHM

LO_BAND_TX

3G_LNA_CTRL1

3G_LNA_CTRL2

DCS_RXP

DCS_RX

50_OHM

50_OHM

DCDC_IN2

PWR2500

VDD_MAIN_RF

VDD_DCDC_IN

PWR2500

VDD_MAIN_RF

PWR250

BUCK1_OUT

PWR2500

DC_DC_REFBP

DC_DC_LX2

PWR250

PWR250

BUCK2_OUT

5 OF 9

A.0.0

051-7921

25 OF 29

1

2

L6_RF

2

1

C69_RF

C172_RF

C21_RF

1

2

L5_RF

1

5

2

3

6

4

G2_RF

3

9

6

15

16

7

17

5

2

4

14

13

10

11

12

8

1

U6_RF

A1

J5

A8

E1

H1

L2

J7

D8

L1

H11

J8

L11

A11

E8

E9

L8

L7

K8

A7

A10

A9

A5

B5

D1

C1

B1

J1

K1

G1

F1

B11

C10

D10

C8

C9

C11

B10

D9

D11

E11

E10

L3

A2

A4

G3

H3

K3

K2

L9

J11

K6

L6

L5

K5

J6

F10

F11

L4

J3

H4

F3

E4

D5

A6

F6

G8

H7

K7

K10

K9

L10

J10

G11

G10

K11

J4

K4

G9

H10

D7

C3

B7

U8_RF

C77_RF

2

1

C70_RF

2

1

C72_RF

1

2

R84_RF

2

1

C71_RF

1

2

R40_RF

C79_RF

C85_RF

C73_RF

1

2

R41_RF

C88_RF

R68_RF

A3

C6

C7

D2

D3

D4

D6

E2

E3

E5

E6

E7

F2

F4

F5

F7

F8

F9

G2

G4

G5

G6

G7

H2

H5

H6

H8

H9

J2

J9

C2

C4

C5

B3

B2

B9

B8

B6

B4

U8_RF

1

2

L93_RF

2

1

C342_RF

C65_RF

1

2

XW61_RF

1

2

R171_RF

26

26

26

27

26

26

26

26

26

26

26

26

26

26

26

26

26

24

25

24

25

26

27

29

26

1

2

C67_RF

1

2

XW24_RF

24

22

23

24

27

C76_RF

C74_RF

C83_RF

2

1

C87_RF

C81_RF

C78_RF

C75_RF

1

2

C86_RF

26

26

26

26

23

24

24

24

24

24

24

25

24

27

24

24

26

C3

A2

C4

B1

B4

D2

C1

D4

A1

B3

D3

B2

C2

A3

D1

A4

U11_RF

22

2

1

R43_RF

C41_RF

2

1

C1_RF

26

U7_RF

1

2

C105_RF

1

2

C104_RF

1

2

C117_RF

1

2

C120_RF

L9_RF

L7_RF

L8_RF

1

2

C68_RF

2

1

C107_RF

1

2

FL3_RF

1

2

XW12_RF

1

2

XW11_RF

1

2

L92_RF

2

1

C6_RF

2

1

C343_RF

2

1

C84_RF

2

1

C336_RF

1

2

L14_RF

1

2

R42_RF

2

1

C57_RF

5

5

5

5

5 6 7

5

5

5

5

5

5

5

5

5

5

5

5

5

5

5

5

5

5

4

5

6

7

9

5

5

5

5

5

5

5

5

5

6

7

5 6 7

7

background image

OUT

OUT

OUT

OUT

OUT

IN

OUT

OUT

IN

THRML

RF2

RF1

GND

CTRL

RFIN

VDD

PAD

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

OUT

IN

IN

OUT

IN

IN

OUT

IN

OUT

IN

IN

IN

IN

IN

VCCBIAS

VDET

RFIN

VCC2

THRML

ANT

RX

VMODE

VEN

NC

VCC1

GND

PAD

VCC1

VCC2

VCCBIAS

VEN

VMODE

RX

ANT

THRML

VDET

RFIN

NC

GND

PAD

VCC1

VBIAS

VCC2

VEN

VDET

VMODE

NC

RF_IN

THMPAD

ANT

RX

GND

RX

ANT

THMPAD

RF_IN

NC

VMODE

VDET

VEN

VCC2

VBIAS

VCC1

GND

IN

IN

OUT

GND

IN

IN

VRAMP

SPI_GND

ANT

GND

RX1

TRX1

TRX2

TRX3

TRX4

RX2

NC

HB_RF_IN

VCMOS

VSPI

CLK

DRW

SS

DET

LB_RF_IN

VBATT

THRM_PAD

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

POWER AMPS AND RF FRONT-END MODULE

NC

NC

NC

NC

NC

12PF

NP0-C0G

5%

201

25V

33PF

25V

NP0-C0G

201

5%

12PF

201

25V

NP0-C0G

5%

22UF

6.3V

20%

X5R-CERM-1
603

NP0-C0G

1.0PF

+/-0.1PF

25V

201

NOSTUFF

22NH-100MA

NOSTUFF

0201

NOSTUFF

0201

8.2NH-110MA

0201

2.4NH+/-0.1NH-0.50A

201

MF

1/20W

5%

0

0

201

1/20W

5%

MF

5%

1/20W

0

MF

201

22NH-100MA

0201

NOSTUFF

NOSTUFF

0201

22NH-100MA

15PF

NPO

5%

25V

201

1UF

10%

X5R
402

16V

10PF

5%

25V
NPO
201

NOSTUFF

10%

16V
X7R
201

1000PF

402

6.3V

X5R

10%

2.2UF

201

CERM

25V

5%

100PF

5%

NP0-C0G

33PF

25V

201

22NH-100MA

0201

NOSTUFF

1000PF

16V

201

X7R

10%

1000PF

10%

16V

201

X7R

1000PF

201

X7R

10%

16V

1000PF

201

16V
X7R

10%

BGS12AL7-6

TSLP7-6

5%

10PF

201

NPO

25V

201

0

MF

5%

1/20W

NOSTUFF

201

X5R

10V

10%

0.01UF

201

5%
25V

33PF

NP0-C0G

0201

27NH-50MA

201

1/20W

5%

MF

0

1/20W

0

201

MF

5%

NP0-C0G

201

33PF

5%

25V

33PF

201

25V

5%

NP0-C0G

201

12PF

5%

25V

NP0-C0G

12PF

NP0-C0G

5%

25V

201

25V
X7R
402

0.01UF

10%

CERM
201

25V

5%

100PF

16V
CERM

5%

01005

10PF

5%

16V

01005

10PF

CERM

5%

CERM

16V

10PF

01005

BAND_2

LGA

TQM666092

TQM676091

LGA

BAND_1

1/20W

0

5%

MF

201

LGA

SKY77459

BAND-5

LGA

BAND-8

SKY77452

NOSTUFF

SHORT-01005

NOSTUFF

SHORT-01005

NOSTUFF

SHORT-01005

NOSTUFF

SHORT-01005

0201

3.0NH+/-0.1NH-0.45A

0.8PF

+/-0.1PF

201-HF

NP0-C0G

25V

NP0-C0G

25V

+/-0.1PF

201

1.0PF

NOSTUFF

0201

1.2NH+/-0.1NH-0.75A

0201

27NH-50MA

2.7PF

+/-0.1PF

16V

NOSTUFF

01005

NP0-C0G

NOSTUFF

01005

NP0-C0G

16V

+/-0.1PF

2.7PF

+/-0.1PF

16V
NP0-C0G

2.7PF

NOSTUFF

01005

1/32W

01005

MF

0%

0.00

0.00

0%

MF

1/32W

01005

16V
NP0-C0G

+/-0.1PF

01005

2.7PF

NOSTUFF

MM8030-2600RK0

F-ST-SM

1.0PF

+/-0.1PF

NP0-C0G

25V

NOSTUFF

201

+/-0.1PF

25V
C0G
201

1.0PF

03015

4.3NH+/-0.2NH

0201

3.9NH+/-0.1NH-0.40A

12PF

25V

5%

NP0-C0G

201

15NH-250MA

0201

MM4829-2702

F-ST-SM

SKY7754132

LGA

0.01UF

201

X5R

10%

10V

2.2UF

X5R

10%

6.3V

402

10%

X5R
402

6.3V

2.2UF

2.2UF

402

6.3V
X5R

10%

201

330PF

10%

X7R

16V

201

5%

100PF

CERM

25V

5%

100PF

CERM

25V

201

10%

16V
X7R

1000PF

201

1000PF

201

16V
X7R

10%

25V
X7R-CERM

10%

201

220PF

POWER AMPS & RF FRONT END

PA_RAMP

50_OHM 50_OHM

CELL_SMA

50_OHM

TX_BAND8_PA_IN_MATCH

50_OHM

PA_EN_B8

VDD_MAIN_RF

3G_PA_VCC

POW_DET_BAND2

PA_EN_B8

3G_PA_VCC

POW_DET_BAND8

3G_PA_VCC

POW_DET_BAND1

PA_POW_DET

PA_EN_B2

POW_DET_BAND5

3G_PA_VMODE

3G_PA_VCC

LO_BAND_TX

50_OHM

50_OHM

TX_BAND5_PA_IN

50_OHM

PWR100

VCC_SPDT

50_OHM

BAND8_RF_AT_PA

50_OHM

BAND8_PA_MATCH

50_OHM

50_OHM

BAND8_RF

50_OHM

50_OHM

BAND8_RX

50_OHM

50_OHM

3G_PA_VCCBIAS

PWR100

50_OHM

50_OHM

TX_BAND8_AT_SW

TX_BAND1_PA_IN

50_OHM 50_OHM

BAND5_RX

50_OHM

50_OHM

TX_BAND5_PA_IN_MATCH

50_OHM

50_OHM

50_OHM

50_OHM

BAND1_RX

3G_PA_VCCBIAS

PWR100

50_OHM

50_OHM

TX_BAND5_AT_SW

50_OHM

50_OHM

BAND2_RX

3G_PA_VCCBIAS

PWR100

BAND1_RF

50_OHM

50_OHM

TX_3G_LB_IN

50_OHM

50_OHM

TX_BAND2_PA_IN_MATCH

50_OHM

50_OHM

50_OHM

50_OHM

TX_3G_MB_IN

TX_BAND2_PA_IN

50_OHM

50_OHM

50_OHM

TX_3G_HB_IN

50_OHM

BAND2_RF

50_OHM

50_OHM

50_OHM

50_OHM

TX_BAND1_PA_IN_MATCH

TX_BAND5_AT_SW

50_OHM

50_OHM

50_OHM

50_OHM

TX_BAND8_PA_IN

50_OHM 50_OHM

BAND5_RF

50_OHM

FEM_ANT_M

50_OHM

GSM_1800_IN

50_OHM

50_OHM

CELL_ANT

50_OHM

CELL_SMA_M

50_OHM

50_OHM

PA_EN_B5

50_OHM

BAND2_RF_AT_PA

50_OHM

50_OHM

BAND2_PA_MATCH

50_OHM

50_OHM

BAND5_RF_AT_PA

50_OHM

BAND5_PA_MATCH

50_OHM

50_OHM

3G_PA_VMODE

3G_PA_VCCBIAS

PWR100

PA_EN_B1

50_OHM

BAND1_RF_AT_PA

50_OHM

BAND1_PA_MATCH

50_OHM 50_OHM

50_OHM

HI_BAND_TX

50_OHM

50_OHM

BAND5_RF

50_OHM

50_OHM

BAND1_RF

50_OHM

50_OHM

50_OHM

BAND2_RF

50_OHM

BAND8_RF

50_OHM

50_OHM

GSM_1800_RX

50_OHM

BATT_VCC

FE_CTRL1

FE_CTRL2

FE_CTRL4

FE_CTRL3

LO_BAND_PA_IN

50_OHM

50_OHM

BATT_VCC

50_OHM

FEM_ANT

50_OHM

VRAMP

PA_POW_DET

HI_BAND_PA_IN

50_OHM

50_OHM

6 OF 9

A.0.0

051-7921

26 OF 29

1

2

C322_RF

1

2

C17_RF

1

2

C102_RF

2

1

C135_RF

2

1

C38_RF

1

2

L84_RF

1

2

L1_RF

L19_RF

1

2

R74_RF

1

2

R73_RF

1

2

R75_RF

1

2

L10_RF

1

2

L13_RF

2

1

C32_RF

2

1

C39_RF

2

1

C437_RF

2

1

C443_RF

C441_RF

2

1

C436_RF

C62_RF

1

2

L413_RF

2

1

C330_RF

2

1

C331_RF

2

1

C332_RF

2

1

C333_RF

25

26

26

26

26

25

25

26

27

25

26

27

25

26

7

1

3

2

6

5

4

U21_RF

2

1

C454_RF

25

25

25

25

24

25

26

27

29

25

26

1

2

R37_RF

25

25

25

26

25

26

25

25

25

25

25

26

25

25

25

26

26

25

25

26

25

25

2

1

C165_RF

26

26

26

25

26

2

1

C303_RF

2

1

L65_RF

1

2

R3_RF

1

2

R500_RF

1

2

C47_RF

1

2

C82_RF

1

2

C3_RF

1

2

C80_RF

2

1

C164_RF

2

1

C94_RF

2

1

C42_RF

2

1

C114_RF

2

1

C37_RF

16

14

4

15

11

12

17

7

10

3

2

9

8

5

6

1

13

U37_RF

13

12

14

6

5

8

9

2

3

10

7

17

4

15

1

16

11

U19_RF

1

2

R22_RF

13

14

12

2

4

3

1

15

17

11

16

9

8

6

5

7

10

18

19

20

21

22

23

24

25

26

U5_RF

26

25

24

23

22

21

20

19

18

10

7

5

6

8

9

16

11

17

15

1

3

4

2

12

14

13

U20_RF

1

2

XW1_RF

1

2

XW7_RF

1

2

XW9_RF

1

2

XW8_RF

L23_RF

2

1

C19_RF

2

1

C35_RF

L15_RF

1

2

L16_RF

2

1

C60_RF

2

1

C63_RF

25

25

2

1

C40_RF

1

2

R35_RF

1

2

R34_RF

2

1

C61_RF

2

1

3

4

J2_RF

2

1

C95_RF

C93_RF

L17_RF

24

25

26

27

29

L11_RF

1

2

C438_RF

1

2

L12_RF

4

2

3

1

J9_RF

16

18

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

17

19

20

21

22

23

24

25

26

27

U1_RF

2

1

C130_RF

2

1

C246_RF

2

1

C241_RF

C238_RF

2

1

C245_RF

2

1

C236_RF

2

1

C237_RF

2

1

C244_RF

2

1

C243_RF

2

1

C242_RF

5

7

6

6

6

6

6

6

background image

IN

IN

IN

OUT

OUT

IN

OUT

OUT

OUT

OUT

IN

A

A

A

A

A

A

A

A

A

A

A

A

A

OUT

IN

IN

IN

OUT

A

A

A

A

A

IN

OUT
OUT

OUT

BI

BI

OUT

OUT

IN

OUT

OUT
OUT

IN

OUT

OUT
OUT

IN

OUT

IN

OUT

IN

IN

IN

IN

IN

OUT

IN

IN

IN

IN

OUT

IN

IN

OUT

OUT

IN

BI

OUT

OUT

IN

OUT

IN

OUT

OUT

IN
IN

BI

A

OUT

A

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IN

IO

IO

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

IO

OUT

OUT

OUT

OUT

IO

IO

IO

IO

IO

IO

IO

IO

IO

IO

OUT

IO

A

IN

OUT

OUT

PP

PP

PP

PP

PP

PP

A

A

PP

PP

PP

PP

PP

PP

PP

PP

A

PP

PP

PP

PP

PP

PP

PP

PP

PP

PP

PP

PP

IN

IN

II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

SYSTEM CONNECTORS

AP CONNECTIONS

WLAN/BT

NC

USART0

DIGITAL AUDIO

NTC

GAS GAUGE

TRX

GPS

NC

NC

NC

NC

DEBUG CONNECTOR

JTAG

BB_RTCK

NC

SIM

NC

NC

CONTROL

WLAN_TDO

NC

NC

EXT_SDIO_VCC

NC

NC

WLAN_SDIO_CLK
WLAN_SDIO_CMD

WLAN_TDI
WLAN_TRST_N

WLAN_SDIO_DATA<3>

WLAN_SDIO_DATA<1>
WLAN_SDIO_DATA<0>

WLAN_TMS

WLAN_TCK

NC

WLAN_SDIO_DATA<2>

POWER DOMAINS

NOSTUFF

TP-P6

NOSTUFF

TP-P6

TP-P6

NOSTUFF

TP-P6

NOSTUFF

TP-P6

NOSTUFF

NOSTUFF

TP-P6

NOSTUFF

TP-P6

TP-P6

NOSTUFF

NOSTUFF

TP-P6

NOSTUFF

TP-P6

NOSTUFF

TP-P6

NOSTUFF

TP-P6

NOSTUFF

TP-P6

TP-P6

NOSTUFF

TP-P6

NOSTUFF

NOSTUFF

TP-P6

TP-P6

NOSTUFF

NOSTUFF

TP-P6

AXE680124

M-ST-SM

NOSTUFF

TP-P6

NOSTUFF

NOSTUFF

TP-P6

TP-P6

NOSTUFF

SM

P4MM

NOSTUFF

P4MM

SM

NOSTUFF

NOSTUFF

SM

P4MM

NOSTUFF

SM

P4MM

SM

P4MM

NOSTUFF

SM

NOSTUFF

P4MM

TP-P6

NOSTUFF

TP-P6

NOSTUFF

NOSTUFF

SM

P4MM

NOSTUFF

P4MM

SM

SM

NOSTUFF

P4MM

P4MM

SM

NOSTUFF

SM

NOSTUFF

P4MM

NOSTUFF

SM

P4MM

NOSTUFF

SM

P4MM

SM

NOSTUFF

P4MM

NOSTUFF

TP-P6

NOSTUFF

SM

P4MM

NOSTUFF

SM

P4MM

NOSTUFF

SM

P4MM

P4MM

SM

NOSTUFF

P4MM

SM

NOSTUFF

NOSTUFF

SM

P4MM

NOSTUFF

P4MM

SM

NOSTUFF

P4MM

SM

NOSTUFF

SM

P4MM

P4MM

SM

NOSTUFF

NOSTUFF

SM

P4MM

P4MM

NOSTUFF

SM

SYSTEM & DEBUG CONNECTORS

GPS_UART_RXD

WLAN_SDIO_CLK
WLAN_SDIO_CMD

HOST_WAKE_WLAN

HOST_WAKE_BT

BATT_VCC

CLK32K_AP

2X

BATT_VCC

VSIM_VAR

TRACEPKT<0>

TRACEPKT<1>

TRACEPKT<2>

TRACEPKT<5>

TRACECTL

TRACECLK

BB_USB_DATA_P

BB_USART0_RTS_N

BB_USART0_CTS_N

RESET_DET_N

WL_BT_REG_ON

SIMCRD_CLK

BB_USB_DATA_N

BB_I2S2_WA0

GPS_RESET_N_AP

BT_UART_RTS_N

WLAN_RESET_N

GPS_SYNC

GPS_INTR_N

GPS_UART_CTS_N

GPS_UART_RTS_N

BUCK1_OUT

GPS_UART_CTS_N

SIMCRD_CLK

VSIM_VAR

SIMCRD_RST

SIMCRD_IO

DEBUG_RST_N

BB_USART0_RTS_N

BB_USART0_RXD

TRIG_IN

UMTS_TXD

BB_RST_REQ_N

BB_USART0_TXD

IPC_SRDY

TRACEPKT<4>

BB_USART0_TXD
BB_USART0_RXD

BB_USART0_TXD

IPC_SCLK
IPC_MOSI

IPC_MRDY

GSM_TXBURST_IND

RADIO_ON

GAS_GAUGE
RF_RESET_N

UMTS_TXD

BB_USART0_RXD

RESET_PMU_N

DEBUG_RST_N

RADIO_ON

UMTS_RXD

RF_RESET_N

BB_USB_DATA_N

GPS_STANDBY_N_AP
GPS_UART_TXD

SIMCRD_RST
SIMCRD_CLK
SIMCRD_IO

BB_USB_VBUS

VSD2_1V8

SIM_DETECT

BB_TMS

BB_TDO

RESET_PMU_N

AP_PMU_EXTON

BB_USB_DATA_P

BB_RST_REQ_N

SIM_DETECT

GPS_RESET_N_AP
GPS_STANDBY_N_AP
GPS_UART_TXD
GPS_UART_RXD

IPC_MISO
IPC_GPIO

WLAN_RESET_N

BB_TDI

MON1

BB_TRST_N

BB_TDI
BB_TRST_N

VSIM_VAR

GPS_UART_RTS_N

TRACEPKT<3>

BB_TCK

RADIO_ON

BB_USB_VBUS

BB_USART0_RTS_N
BB_USART0_CTS_N

BT_UART_TXD

BB_I2S2_TX

BB_USART0_CTS_N

UMTS_RXD

BB_I2S1_CLK

BB_I2S2_RX

SIMCRD_RST

SIMCRD_IO

WL_BT_VDDIO

WLAN_SDIO_DATA<3..0>

BT_RESET_N

BT_WAKE

BT_UART_TXD
BT_UART_RXD

BT_UART_CTS_N

BT_PCM_SYNC

BT_UART_RTS_N

BT_PCM_CLK

BT_PCM_OUT
BT_PCM_IN

PA_POW_DET

SYS_CLK_UE

GPS_UART_TXD

GPS_UART_RXD

NTC

BATSNS

RESET_PMU_N

VDD_MAIN_RF

NTC_CONN

GAS_GAUGE_CONN

BB_I2S1_CLK

BB_I2S1_WA0

BB_I2S1_TX

BB_I2S1_RX

BB_I2S2_CLK

BB_I2S1_RX

BB_I2S1_TX

BB_I2S1_WA0

WLAN_SDIO_DATA<2>

WLAN_SDIO_DATA<1>

WLAN_SDIO_DATA<0>

WLAN_TRST_N

WLAN_TCK

WLAN_TMS

WLAN_TDO

WLAN_TDI

WLAN_GPS_CLK32K

WL_BT_REG_ON

WLAN_SDIO_DATA<3>

WLAN_SDIO_CMD

BT_UART_RXD

BT_UART_TXD

BT_UART_RTS_N

WLAN_SDIO_CLK

BB_TCK
BB_TMS
BB_TDO

TRACEPKT<7>
TRACEPKT<6>

BT_UART_CTS_N

BT_UART_RXD

BT_RESET_N
WL_BT_REG_ON

BT_UART_CTS_N

BATT_VCC

WLAN_CLK_REQ

7 OF 9

A.0.0

051-7921

27 OF 29

1

TP11_RF

1

TP12_RF

1

TP24_RF

1

TP29_RF

1

TP28_RF

1

TP89_RF

1

TP82_RF

1

TP56_RF

1

TP59_RF

1

TP65_RF

1

TP7_RF

1

TP22_RF

1

TP74_RF

1

TP1_RF

1

TP2_RF

1

TP4_RF

1

TP5_RF

1

TP6_RF

80

78

76

74

72

70

68

66

64

62

60

58

56

52

50

48

46

44

42

40

38

36

34

32

30

28

26

24

22

20

18

16

14

12

10

8

6

4

2

54

79

77

75

73

71

69

67

65

63

61

59

57

55

53

51

49

47

45

43

41

39

37

35

33

31

29

27

25

23

21

19

17

15

13

11

9

7

5

3

1

81

82

83

84

J1_RF

24

27

24

27

24

27

22

27

22

27

22

27

22

27

22

27

22

27

22

27

22

27

22

27

27

29

27

29

27

29

27

29

27

29

27

29

22

22

22

22

22

22

22

22

22

22

22

27

22

27

22

27

22

27

22

27

22

27

27

29

27

28

27

28

27

28

27

28

27

28

27

28

23

27

22

27

22

27

22

27

1

TP30_RF

1

TP68_RF

1

TP10_RF

1

PP1_RF

1

PP2_RF

1

PP3_RF

1

PP4_RF

1

PP6_RF

1

PP5_RF

1

TP33_RF

1

TP32_RF

1

PP7_RF

1

PP8_RF

1

PP9_RF

1

PP10_RF

1

PP11_RF

1

PP12_RF

1

PP13_RF

1

PP14_RF

1

TP3_RF

1

PP15_RF

1

PP16_RF

1

PP17_RF

1

PP18_RF

1

PP19_RF

1

PP20_RF

1

PP22_RF

1

PP21_RF

1

PP23_RF

1

PP24_RF

1

PP25_RF

1

PP26_RF

7

9

7

9

9

9

4 5 6 7 9

9

4 5 6 7 9

2

4

7

2

7

2 7

2

7

9

2

7

2

7

2

8

8

7

8

7

8

5

2 7

2 4 7

2 7

2 7

2 7

2 4 7

2

2

7

2

7

2 7

2

2

2

2

4

7

4

7

2

7

2 7

4 7

4 7

4 7

2 3 4 5

2 7

2 7

2

2

7

2

4

7

3

7

7

8

7

8

7

8

7

8

2

2

7

9

2 7

2 7

2 4 7

2 7

2

7

2

2

7

2

7

2

7

2

2

7

2

7

8

9

7

9

7

9

9

7

9

7

9

7

9

9

7

9

9

9

9

5 6

4 5

7 8

7 8

4

4

4

7

5 6

4

4

2 7

2 7

2 7

2 7

2

2

7

2

7

2

7

7 9

7 9

7 9

9

9

9

9

9

8 9

7 9

7 9

7 9

7 9

7 9

7 9

7 9

7 9

4

5

6

7

9

9

25

background image

VCC

NC/GND

GND

OUT

OUT

IN

GND

VSSRFSYNTH

VSSIFSUB

VSSD0

CNTIN

SYNC/PPS

RTCCLK

STANDBY*

ATEST0

RTS*/I2C_GROUP0/SI

CTS*/I2C_GROUP1/SCS*

RX/SCL/SCK

INTR*

TX/SDA/SO

TESTMODE

TCK

RFSREGOUT

VDDLP/LPREGOUT

TRST*

TDI

TDO

TMS

VPD

ATEST1

RFIN

TCXO2

VDDIFSYNTH

VDDCORE

RFREGOUT

LPREGIN

BBREGOUT

BBRFREGIN

BMS0

BMS1/U2C/A0

BMS2/UARTCS*

RESET*

VDDIO

VDDRF

BASEBAND PINS

BUS INTERFACE PINS

TEST PINS

RF PINS

IN

OUT

GND

OUT

IN

IN

OUT

IN

OUT

IN

IN

VDD

VCTL

RFOUT

RFIN

GND

OUT

IN

IN

BI

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

THAT CAUSES HIGH STANDBY CURRENT

HARDCODED TO UART

PP1V8 FILTERING

PULL UPS/DOWNS

NC

NC

NC

NC

NC

(APPLYING PULL-UP ON TDO)

CONNECT TDO TO TCK DUE TO BUG

N.C.

FOR THERMAL PURPOSES

NC

A-GPS

33.6MHZ-2.3PPM

2.5X2X0.9-SM

GPS-0.6DB

LLP

SAFEA1G57KM

WLBGA

BCM4750IUBG

LLP

1575.5MHZ-1.2DB

SAFEB1G57KE

402

10%

1UF

CERM

6.3V

10%

6.3V
CERM
402

1UF

0.1UF

6.3V
X5R

10%

201

XM1500LB

QFN

5%

MF

201

1/20W

100K

03015

13NH-280MA

0201

33-OHM-100MA

0.1UF

10%

6.3V
X5R
201

01005

100K

1/32W

MF

5%

MF

100K

01005

1/32W

5%

6.8NH-5%-0.3A

0201

0.5PF

201

25V
CERM

+/-0.05PF

NOSTUFF

5%

MF

1/32W

100K

01005

5%

MF

1/32W

100K

01005

10-OHM-200MA

0201

5%

56PF

01005

NP0-C0G

6.3V

20%

1.0UF

0201

X5R

6.3V

20%

1.0UF

0201

X5R

6.3V

20%

1.0UF

0201

X5R

6.3V

6.3V
X5R
0201

1.0UF

20%

6.2NH-0.30A

0201

1000PF

201

X7R

10%

16V

201

NPO

25V

5%

15PF

10%

X5R

6.3V

402

2.2UF

A-GPS

GPS_1V8

GPS_STANDBY_N_AP

GPS_UART_RXD

GPS_INTR_N

PWR100

GPS_VDD_PLL

GPS_VDD_LP

PWR100

CLK_GPS

2X

GPS_VDD_CORE

PWR250

GPS_RESET_N_AP

WL_BT_VDDIO

VTCXO

PWR100

VRF1_GPS

GPS_RESET_N_AP

GPS_STANDBY_N_AP

GPS_CHIP_MATCH

50_OHM

50_OHM

GPS_ANT

50_OHM 50_OHM

GPS_1V8

GPS_1V8

GPS_INTR_N

50_OHM

50_OHM

GPS_CHIP_MATCH

GPS_LNA_ON

GPS_UART_RTS_N

PWR100

GPS_1V8

GPS_UART_CTS_N

GPS_UART_TXD

GPS_1V8

50_OHM

50_OHM

GPS_CHIP_RFIN

GPS_TDO_PULLUP

GPS_SYNC

2X

26M_GPS

2X

WLAN_GPS_CLK32K

50_OHM

50_OHM

GPS_LNA_IN

GPS_LNA_OUT

50_OHM

50_OHM

VDD_GPS

PWR100

50_OHM 50_OHM

GPS_RF_FIL

GPS_LNA_ON

PWR50

VRF1_GPS

PWR100

GPS_VDD_RF

PWR100

GPS_1V8

8 OF 9

A.0.0

051-7921

28 OF 29

3

2

1

4

G3_RF

4

1

2

3

5

FL12_RF

C1

B3

F4

D3

B5

D7

E4

E5

F2

E7

F5

F3

B2

G5

G1

G2

F7

G6

F1

A7

E1

F6

A6

C7

B7

A5

D5

C3

B1

A2

D1

E6

E3

D6

D4

E2

A3

A4

C4

C6

B4

C5

G4

G7

G3

B6

D2

U14_RF

2

3

5

1

4

FL1_RF

2

1

C31_RF

2

1

C56_RF

27

27

27

27

28

28

27

29

22

2

1

C8_RF

5

1

4

6

3

2

U33_RF

1

2

R10_RF

2

1

L60_RF

27

28

27

28

27

28

2

1

FL2_RF

2

1

C16_RF

1

2

R16_RF

27

1

2

R31_RF

L4_RF

2

1

C24_RF

1

2

R11_RF

1

2

R12_RF

2

1

FL4_RF

C108_RF

2

1

C27_RF

2

1

C29_RF

2

1

C30_RF

2

1

C48_RF

1

2

L54_RF

C225_RF

C15_RF

C291_RF

8

7

9

4

8

7

8

7

8

9

8

8

7

8

8

8

8

8

4 8

8

background image

BT_WAKE

BT_RST*

BT_UART_RST*

BT_UART_RXD
BT_UART_TXD

BT_UART_CTS*

BT_PCM_CLK

BT_PCM_SYNC

BT_PCM_DIN

BT_PCM_DOUT

ANT

SR_VLX1

SR_VLX1

VIN_LDO

VIN_LDO

FM_I2S_CLK

FM_I2S_SDO

FM_I2S_WS

FMRXP

FMRXN

OSCOUT

OSCIN

XTAL_PU

WL_BT_REG_ON

S_CLK_IN

WLAN_RST*

SDIO_CLK

SDIO_D0

SDIO_CMD

SDIO_D3

SDIO_D1

SDIO_D2

HOST_WAKE_WLAN

HOST_WAKE_BT

TRST*

TCK

TMS

TDO

TDI

VBATT

VDDIO

GND

THRML_PAD

IN

IN

JUMPER

BI

BI

BI

BI

IN

IN

OUT

IN

IN

OUT

IN

IN

IN

OUT

OUT

BI

BI

BI

BI

BI

BI

IN

IN

OUT

P3

P1

P2

GND

OUT

GND

IN

IN

OUT

IN

IN

IN

OUT

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

THE POSESSOR AGREES TO THE FOLLOWING:

THE INFORMATION CONTAINED HEREIN IS THE

3

6

BRANCH

REVISION

DRAWING NUMBER

SIZE

D

R

IV ALL RIGHTS RESERVED

SHEET

PAGE TITLE

C

A

D

2

1

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple Inc.

PAGE

NOTICE OF PROPRIETARY PROPERTY:

A

B

C

3

4

5

6

7

8

D

B

8

7

5

4

2

1

WLAN/BLUETOOTH/FM RADIO

ANTENNA MATCH AND FEED

32K INTERFACE TO AP

PLACE R19/C125 FILTER OUTSIDE WLAN CAN

PLACE XW34/C125 NEAR WLAN MODULE

TO GPS

REFERENCE OSCILLATOR CRYSTAL

PULL DOWN RESISTORS

FROM THE TOP

RF FILTER, DIPLEXER, AND CONNECTOR

POPULATE AS A BOM OPTION

NC

NC

PULL UP RESISTORS

NC

NC

NC

NEAR SOURCE OF WL_BT_VDDIO ON AP SIDE

UPPER ANTENNA SPRING

2103-00090-10

LGA

NOSTUFF

VLS2012E-SM

3.3UH-0.84A-228MOHM

8.2NH-110MA

NOSTUFF

0201

0805-SM2

2.45GHZ-1.8DB

01005

MF

100K

5%
1/32W

MF

5%
1/32W

01005

100K

SPRING-UPPER-ANT-N90

SM

1.48MM-CIR

SM-NSP

MF

100K

5%
1/32W

01005

SHORT-01005

MF

100K

5%
1/32W

01005

SHORT-0201

NOSTUFF

6.2NH-0.30A

0201

MF

201

0

5%

1/20W

5.6NH

0201

NOSTUFF

0

1/20W

5%

MF

201

OPEN-NSP-0201

NOSTUFF

0.7NH-0.8A

0201

1.0PF

25V
C0G

+/-0.1PF

201

0.01UF

10%

201

X5R

10V

SHORT-0201

NOSTUFF

201

0.1UF

X5R

10%

6.3V

1/20W

5%

0

201

MF

603

X5R

6.3V

20%

10UF

LLP-0603

LFD181G57DPFC087

1%

25V

201

NP0-C0G

27PF

MM8030-2600RK0

F-ST-SM

20%

6.3V

4.7UF

402

X5R-CERM1

37.4MHZ-18PF-10PPM

SM-2

5%

25V

201

NP0-C0G

39PF

NP0-C0G

25V

27PF

1%

201

220

5%

1/20W

MF

201

WIFI/BLUEOOTH/FM RADIO

UPPER_ANT_SPRING_GND

WLAN_TDO

BT_PCM_IN

WLAN_FEM_ANT

50_OHM

50_OHM

WL_BT_VDDIO

HOST_WAKE_WLAN

HOST_WAKE_BT

WLAN_VDDIO_1V8

GPS_ISM_ANT

50_OHM

50_OHM

50_OHM

50_OHM

GPS_ISM_ANT_MATCH1

GPS_ANT

50_OHM

50_OHM

WLAN_FILT

50_OHM

50_OHM

50_OHM

50_OHM

WLAN_BT_DIPLEXER

WLAN_BUCK_OUT_1V4

PWR100

PWR100

WLAN_SR_VLX1

CLK32K_AP

2X

BATT_VCC_WLAN

PWR500

2X

WLAN_GPS_CLK32K

WLAN_GPS_CLK32K

2X

WLAN_SDIO_CLK

OSC_N

WLAN_SDIO_DATA<3>

BT_PCM_CLK

BATT_VCC

OSC_P

BT_UART_CTS_N

WLAN_CLK_REQ

OSC_P

WLAN_RESET_N

WL_BT_REG_ON

WLAN_SDIO_CMD

WLAN_SDIO_DATA<1>

WLAN_SDIO_DATA<2>

BT_PCM_SYNC

BT_PCM_OUT

WLAN_TDI

WLAN_TMS

BT_UART_RTS_N

WLAN_SDIO_DATA<0>

WLAN_TCK

BT_RESET_N

WLAN_RESET_N

BT_WAKE

WLAN_TRST_N

OSC_N

XTAL_N

BT_PCM_OUT

WL_BT_VDDIO_FILT_1V8

WLAN_VDDIO_1V8

50_OHM

50_OHM

GPS_ISM_ANT_FEED

BT_UART_TXD

BT_UART_RXD

BT_WAKE

BT_RESET_N

GPS_ISM_ANT_MATCH1

50_OHM

50_OHM

50_OHM

50_OHM

GPS_ISM_ANT_MATCH2

9 OF 9

A.0.0

051-7921

29 OF 29

10

9

21

18

19

22

40

37

39

38

58

35

36

33

34

41

42

43

47

48

44

45

16

14

52

11

24

23

25

27

28

26

13

12

6

7

8

5

4

71

69

70

68

67

66

65

64

63

61

62

59

60

57

56

55

53

54

51

50

49

46

29

20

17

3

1

2

30

31

32

15

U2_RF

2

1

L21_RF

1

2

L24_RF

2

3

1

FL10_RF

1

2

R81_RF

1

2

R25_RF

27

29

1

2

SP1_RF

1

SP2_RF

1

2

R6_RF

27

29

1

2

XW13_RF

1

2

R30_RF

1

2

XW14_RF

L22_RF

1

2

R8_RF

2

1

L25_RF

1

2

R4_RF

1

2

XW10_RF

2

1

L20_RF

2

1

C22_RF

2

1

C125_RF

1

2

XW29_RF

2

1

C2_RF

1

2

R19_RF

27

27

27

27

27

27

27

29

27

2

1

C152_RF

27

27

27

27

27

27

27

27

27

27

27

27

27

27

29

27

29

28

4

6

2

5

3

1

L18_RF

2

1

C141_RF

2

1

3

4

J11_RF

2

1

C136_RF

29

29

3

1

2

4

Y2_RF

2

1

C13_RF

2

1

C9_RF

1

2

R14_RF

27

28

29

27

27

29

27

7 8

9

9

7

7 8 9

4

5

6

7

9

7

9

9

7

9

9

9


Wyszukiwarka

Podobne podstrony:
iPhone 3GS schem
datalogger schem
Programowanie aplikacji na iPhone
gh a1 schem diag 2005
iphone user manual pdf
Accuphase P 300 schem(1)
iphone sdk agreement
Ustawienia MMS iPhone, IPhone
Tygrys Z-34 schem
TS07 schem blokowe
edit pdf iphone 5
A7 w internacie klucz odp i schem punktowania
schem zastepcze
objaśnienie schem. bezpieczników, AUDI 80 B4
apple iphone 4s manual sprint
schem elektr1, Elektronika
matematyka, Schem Bernoul1, Zdarzenie losowe
Człowiek i społ. - schem. 2013 cz. I

więcej podobnych podstron