'nn
M2
<> " O MP
Stoik /
Soft node
-HL"1
+
O, zĄz VUO
V
VJS»-(Vm-Vjr)
FIGURĘ 8.6 Circuit levcl model for soft node leakage.
Ł-S
FIGURĘ 8.7 Chip pcrspcctivc drawing of pass transistor MP for charge leakage calculation.
G> - C-V
Lonicz^e
7
/
/
='f^)
/
FIGURĘ 8.11 Ideał nonovcrlapping 2-phase clocks.
<*>, •
FIGURĘ 8.12 Basic 2-phase clocking.
<>
(O