1155787500

1155787500



DMAxTSELx

Operation

0101

A transfer is triggered when the DAC12_0CTL DAC12IFG flag is set. The DAC12_0CTL DAC12IFG flag is automatically cleared when the transfer starts. If the DAC12_0CTL DAC12IE bit is set; the DAC12_0CTL DAC12IFG flag will not trigger a transfer.

0110

A transfer is triggered by an ADC12IFGx flag. When single-channel conversions are performed, the corresponding ADC12IFGx is the trigger. When sequences are used. the ADC12IFGx for the last conversion in the sequence is the trigger. A transfer is triggered when the conversion is completed and the ADC12IFGx is set. Setting the ADC12IFGx with software will not trigger a transfer. Ali ADC12IFGx flags are automatically reset when the associated ADC12MEMx register is accessed by the DMA controller.

0111

A transfer is triggered when the TACCR0 CCIFG flag is set. The TACCR0 CCIFG flag is automatically reset when the transfer starts. If the TACCR0 CCIE bit is set. the TACCRO CCIFG flag will not trigger a transfer.

1000

A transfer is triggered when the TBCCRO CCIFG flag is set. The TBCCRO CCIFG flag is automatically reset when the transfer starts. If the TBCCRO CCIE bit is set, the TBCCRO CCIFG flag will not trigger a transfer.

1001

A transfer is triggered when the UCA1RXIFG flag is set. UCA1RXIFG is automatically reset when the transfer starts. If URXIE1 is set, the UCA1RXIFG flag will not trigger a transfer.

1010

A transfer is triggered when the UCA1TXIFG flag is set. UCA1TXIFG is automatically reset when the transfer starts. If UTXIE1 is set. the UCA1TXIFG flag will not trigger a transfer.

1011

A transfer is triggered when the hardware multiplier is ready for a new operand.

1100

No transfer is triggered.

Devices with USCI_B0 module: A transfer is triggered when USCI_B0 receives new data. UCBORXIFG is automatically reset when the transfer starts. If UCB0RXIE is set. the UCBORXIFG flag will not trigger a transfer.

1101

No transfer is triggered.

Devices with USCI_B0 module: A transfer is triggered when USCI_B0 is ready to transmit new data. UCBOTXIFG is automatically reset when the transfer starts. If UCB0TXIE is set, the UCBOTXIFG flag will not trigger a transfer.

1110

A transfer is triggered when the DMAxlFG flag is set. DMAOIFG triggers channel 1, DMA1IFG triggers channel 2, and DMA2IFG triggers channel 0. Nonę of the DMAxlFG flags are automatically reset when the transfer starts.

1111

A transfer is triggered by the extemal trigger DMAEO.



Wyszukiwarka

Podobne podstrony:
DMAxTSELx Operation 0000 A transfer is triggered when the DMAREQ bit is set. The DMAREQ bit is auto
Examining the Authentication Credentials with read_auth() The read_auth () function is triggered whe
89 TransAlp Manual Fuel System 4 FUELSYSTEM FUELSYSTEMHIGH ALTITUDE ADJUSTMENT (U.S.A. ONLY) When t
00116 09a02659b05297f786ef7e850f9912 116 McWilliams smali, so the first term of [10] does have an
00453 ?960d11ee48a490cc71f653328fb9cc 458 Russell set. Especially when the retrace "pattem&quo
Błock coding: When the błock coding is used, one or several check bits are added to the information
Kavicsfestés I 57 O © (S>Paint the cyes When the biack paint is dry, use your smali brush and w
11396 IMGP5592 % APC •    When the APC gene is mutated and abnormal protein is p
11ddg06 Insert Group Section When the report is printed, the records will be sorted and grouped by:
EPIA 2011 ISBN: 978-989-95618-4-7 agents to become better players. Tliis is because when the agent i
IB7 When the hit is either slow or weak Only the direction of the face changes while the body still
IB5 You can also raise the jaw When the character is punched hard in the stornach, the arms move fo
IB5 An example when the hands are wrapped around the body. When there is a difference in height and
IB 6 A true strangle hołd is when the arm is inserted under the chin.3. Strangle Holds - Sleepe
IMAG0090 (9) Untts Vlew Tutor Press and hołd READY butlo n for ab out 10 seconds. When the birttori

więcej podobnych podstron