Synthesis Log
.Err {color:'#FF0000';cursor:hand;text-decoration:underline;}
.Warn {color:'#0000FF';cursor:hand;text-decoration:underline;}
.Info {color:'#000000';cursor:hand;text-decoration:underline;}
.ErrH {color:'#FF0000';cursor:hand;text-decoration:underline;}
.WarnH {color:'#0000FF';cursor:hand;text-decoration:underline;}
.InfoH {color:'#000000';cursor:hand;text-decoration:underline;}
.Err1 {color:'#FF0000';}
.Warn1 {color:'#0000FF';}
.Info1 {color:'#000000';}
function RollOn() {
switch(window.event.srcElement.className) {
case 'Err':
window.event.srcElement.className = 'ErrH'; break;
case 'Warn':
window.event.srcElement.className = 'WarnH'; break;
case 'Info':
window.event.srcElement.className = 'InfoH'; break;
}
}
function RollOff() {
switch(window.event.srcElement.className) {
case 'ErrH':
window.event.srcElement.className = 'Err'; break;
case 'WarnH':
window.event.srcElement.className = 'Warn'; break;
case 'InfoH':
window.event.srcElement.className = 'Info'; break;
}
}
function OnError(sMsg,sUrl,sLine) {
return true;
}
document.onmouseover = RollOn;
document.onmouseout = RollOff;
window.onerror = OnError;
Function IID_IDispatch
IID_IDispatch = "{00020400-0000-0000-C000-000000000046}"
End Function
Function CLSID_Executor
CLSID_Executor = "Aldec.ExePlugIn.Generic.7"
End Function
Sub OpenPlugIn (progid, template, document, element, string)
Dim executor, command
Set executor = window.external.aldec.connector.OpenPlugIn(CLSID_Executor, IID_IDispatch)
command = "?Activate[][][][][]"
executor.ExecuteCommand command, ""
End Sub
Synthesis Log
Created on 09:51:59 11/10/15
Running XST Synthesis...
Please wait...
Release 6.3i - xst G.35
Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.42 s | Elapsed : 0.00 / 0.00 s
--> Parameter xsthdpdir set to e:/projekty_vhdl/drugie/synthesis/xst
CPU : 0.00 / 0.42 s | Elapsed : 0.00 / 0.00 s
-->
TABLE OF CONTENTS
1) Synthesis Options Summary
2) HDL Compilation
3) HDL Analysis
4) HDL Synthesis
5) Advanced HDL Synthesis
5.1) HDL Synthesis Report
6) Low Level Synthesis
7) Final Report
7.1) Device utilization summary
7.2) TIMING REPORT
=========================================================================
* Synthesis Options Summary *
=========================================================================
---- Source Parameters
Input File Name : zamek_el.prj
Input Format : mixed
Ignore Synthesis Constraint File : no
---- Target Parameters
Output File Name : zamek_el
Output Format : NGC
Target Device : xcv50bg256-6
---- Source Options
Top Module Name : zamek_el
Automatic FSM Extraction : yes
FSM Encoding Algorithm : Auto
Resource Sharing : yes
FSM Style : lut
RAM Extraction : yes
RAM Style : auto
ROM Extraction : yes
ROM Style : auto
Mux Extraction : yes
Mux Style : auto
Decoder Extraction : yes
Priority Encoder Extraction : yes
Shift Register Extraction : yes
Logical Shifter Extraction : yes
XOR Collapsing : yes
Multiplier Style : lut
Automatic Register Balancing : no
---- Target Options
Add IO Buffers : yes
Global Maximum Fanout : 100
Add Generic Clock Buffer(BUFG) : 4
Register Duplication : yes
Equivalent register Removal : yes
Pack IO Registers into IOBs : auto
Slice Packing : yes
---- General Options
Optimization Goal : speed
Optimization Effort : 1
Global Optimization : allclocknets
RTL Output : yes
Write Timing Constraints : no
Keep Hierarchy : no
Hierarchy Separator : _
Bus Delimiter : <>
Case Specifier : maintain
Slice Utilization Ratio : 100
Slice Utilization Ratio Delta : 5
---- Other Options
verilog2001 : yes
cross_clock_analysis : no
Read Cores : yes
tristate2logic : yes
Optimize Instantiated Primitives : no
=========================================================================
=========================================================================
* HDL Compilation *
=========================================================================
WARNING:HDLParsers:3481 - No primary, secondary unit in the file e:\projekty_vhdl\drugie\synthesis/./../src/2.vhd. Ignore this file from project file zamek_el_vhdl.prj.
Compiling vhdl file e:/projekty_vhdl/drugie/synthesis/./../compile/zamek_el.vhd in Library work.
Architecture zamek_el_arch of Entity zamek_el is up to date.
=========================================================================
* HDL Analysis *
=========================================================================
Analyzing Entity <zamek_el> (Architecture <zamek_el_arch>).
Set property "fsm_extract = yes" for signal <Sreg0>.
Set property "fsm_fftype = d" for signal <Sreg0>.
Entity <zamek_el> analyzed. Unit <zamek_el> generated.
=========================================================================
* HDL Synthesis *
=========================================================================
Synthesizing Unit <zamek_el>.
Related source file is e:/projekty_vhdl/drugie/synthesis/./../compile/zamek_el.vhd.
Found finite state machine <FSM_0> for signal <Sreg0>.
-----------------------------------------------------------------------
| States | 6 |
| Transitions | 11 |
| Inputs | 3 |
| Outputs | 2 |
| Clock | clk (rising_edge) |
| Reset | rst (positive) |
| Reset type | asynchronous |
| Reset State | s1 |
| Power Up State | s1 |
| Encoding | automatic |
| Implementation | LUT |
-----------------------------------------------------------------------
Summary:
inferred 1 Finite State Machine(s).
Unit <zamek_el> synthesized.
=========================================================================
* Advanced HDL Synthesis *
=========================================================================
Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <Sreg0> with one-hot encoding.
Dynamic shift register inference ...
=========================================================================
HDL Synthesis Report
Macro Statistics
# FSMs : 1
# Registers : 6
1-bit register : 6
=========================================================================
=========================================================================
* Low Level Synthesis *
=========================================================================
Optimizing unit <zamek_el> ...
Loading device for application Xst from file 'v50.nph' in environment D:/Xilinx.
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block zamek_el, actual ratio is 0.
=========================================================================
* Final Report *
=========================================================================
Final Results
RTL Top Level Output File Name : zamek_el.ngr
Top Level Output File Name : zamek_el
Output Format : NGC
Optimization Goal : speed
Keep Hierarchy : no
Design Statistics
# IOs : 6
Cell Usage :
# BELS : 10
# GND : 1
# LUT2 : 2
# LUT3 : 3
# LUT4 : 2
# LUT4_L : 2
# FlipFlops/Latches : 6
# FDC : 5
# FDP : 1
# Clock Buffers : 1
# BUFGP : 1
# IO Buffers : 5
# IBUF : 3
# OBUF : 2
=========================================================================
Device utilization summary:
---------------------------
Selected Device : v50bg256-6
Number of Slices: 5 out of 768 0%
Number of Slice Flip Flops: 6 out of 1536 0%
Number of 4 input LUTs: 9 out of 1536 0%
Number of bonded IOBs: 5 out of 184 2%
Number of GCLKs: 1 out of 4 25%
=========================================================================
TIMING REPORT
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal | Clock buffer(FF name) | Load |
-----------------------------------+------------------------+-------+
clk | BUFGP | 6 |
-----------------------------------+------------------------+-------+
Timing Summary:
---------------
Speed Grade: -6
Minimum period: 5.046ns (Maximum Frequency: 198.177MHz)
Minimum input arrival time before clock: 5.971ns
Maximum output required time after clock: 7.184ns
Maximum combinational path delay: No path found
Timing Detail:
--------------
All values displayed in nanoseconds (ns)
-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay: 5.046ns (Levels of Logic = 2)
Source: Sreg0_FFd4 (FF)
Destination: Sreg0_FFd4 (FF)
Source Clock: clk rising
Destination Clock: clk rising
Data Path: Sreg0_FFd4 to Sreg0_FFd4
Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
---------------------------------------- ------------
FDC:C->Q 2 1.065 1.206 Sreg0_FFd4 (Sreg0_FFd4)
LUT4:I0->O 1 0.573 1.035 Sreg0_FFd4-In27 (CHOICE48)
LUT4_L:I1->LO 1 0.573 0.000 Sreg0_FFd4-In36 (Sreg0_FFd4-In)
FDC:D 0.594 Sreg0_FFd4
----------------------------------------
Total 5.046ns (2.805ns logic, 2.241ns route)
(55.6% logic, 44.4% route)
-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset: 5.971ns (Levels of Logic = 4)
Source: x<0> (PAD)
Destination: Sreg0_FFd4 (FF)
Destination Clock: clk rising
Data Path: x<0> to Sreg0_FFd4
Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
---------------------------------------- ------------
IBUF:I->O 7 0.768 1.755 x_0_IBUF (x_0_IBUF)
LUT2:I0->O 1 0.573 1.035 Sreg0_FFd4-In6 (CHOICE40)
LUT4_L:I3->LO 1 0.573 0.100 Sreg0_FFd4-In9 (CHOICE41)
LUT4_L:I0->LO 1 0.573 0.000 Sreg0_FFd4-In36 (Sreg0_FFd4-In)
FDC:D 0.594 Sreg0_FFd4
----------------------------------------
Total 5.971ns (3.081ns logic, 2.890ns route)
(51.6% logic, 48.4% route)
-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset: 7.184ns (Levels of Logic = 1)
Source: Sreg0_FFd1 (FF)
Destination: y<1> (PAD)
Source Clock: clk rising
Data Path: Sreg0_FFd1 to y<1>
Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
---------------------------------------- ------------
FDC:C->Q 3 1.065 1.332 Sreg0_FFd1 (Sreg0_FFd1)
OBUF:I->O 4.787 y_1_OBUF (y<1>)
----------------------------------------
Total 7.184ns (5.852ns logic, 1.332ns route)
(81.5% logic, 18.5% route)
=========================================================================
CPU : 1.52 / 2.36 s | Elapsed : 2.00 / 2.00 s
-->
Total memory usage is 56440 kilobytes
Processing design ...
Writing file zamek_el.vhd completed.
Synthesis finished with warnings.
Wyszukiwarka
Podobne podstrony:
synlogsynlogsynlogsynlogsynlogsynlogsynlogsynlogsynlogwięcej podobnych podstron