456719270

456719270



AD7224—SPECIFICATIONS

nilAI CIIDDIV (Vdo = 114 vt0 16 5 v- VSS = -5 V ± 10%: AGND = DGND = 0 V; VREF = +2 Vto (VD0-4 V)' unless otherwise noted. U U AL oUr r LY    Ali specifications TM|N to TMM unless otherwise noted.)

K, B,T

L, C,U

Parameter

Versions!

Versions!

Units

Conditions/Comments

STATIC PERFORMANCE

Resolution

Total Unadjusted Error

±2

±1

Bits

VDD=+15V± 5%, Vrof = +10 V

Relative Accuracy

±1

±1/2

LSB max

Differential Nonlinearity

±1

±1

LSB max

Guaranteed Monotonie

Full-Scale Error

±3/2

±1

LSB max

Full-Scale Temperaturę Coefficient

±20

±20

ppm/°C max

Vpp = 14 V to 16.5 V, Vref = +10 V

Zero Codę Error

±30

±20

mV max

Zero Codę Error Temperaturę Coefficient

±50

±30

(tV/°C typ

REFERENCE INPUT

Voltage Rangę

2 to (VDD - 4)

2to(VDD-4)

V min to V max

Input Resistance

8

8

Input Capacitance*

100

100

pF max

Occurs when DAC is loaded with all ls.

DIGITAL INPUTS

Input High Voltage, ViNH

2.4

2.4

Input Low Voltage, V|N-t.

0.8

0.8

Input Leakage Current

±1

±1

pAmax

Vin = 0 V or VDn

Input Capacitance5 Input Coding

Lary

Lary

pF max

DYNAMIC PERFORMANCE

Voltaee Ourout Siew Ratę’

2.5

2.5

V/ps min

Voltage Output Settlin^Tim^^^™

Positiye Full-Scale Change

5

5

Yref = +10 V; Settling Time to ±1/2 LSB

Negativc Full-Scale Chanie

7

Vref = +10 V; Settling Time to ±1/2 LSB

Digital Feedthrough

50

50

nV secs typ

Vref = 0V

Minimum Load Resistance

2

2

kOmin

V0ut = +10 V

POWER SUPPLIES

VDD Rangę

11.4/16.5

11.4/16.5

V min/V max

For Specified Performance

Vss Rangę

4-5/5.5

4.5/5.5

V min/V max

For Specified Performance

D@ 25°C

4

4

mA max

Outputs Unloaded; Vne = Vivi or Vivh

Tmin “ Tmax Iss

5

6

mA max

Outputs Unloaded; Vjn - V|Nt or V|nh

@25°C

3

3

mA max

Outputs Unloaded; V,N = V1NL or VINH

T.min to TMAX

5

5

mA max

Outputs Unloaded; Vls- = V|nl or Vin-h

SWITCHING CHARACTERISTICS’’ 4

@ 25°C

90

90

ns min

Chip Select/Load DAC Pulse Width

Tmin to Tmax

90

90

ns mm

@25°C

90

90

nsmin

Writc/Reset Pulse Width

Tmin to Tmax

90

90

“mm

’ @ 25°C

0

0

nsmin

Chip Select/Load DAC to Write Setup Time

Tmin to Tmax

0

0

ns mm

@ 25°C Tmin to Tmax

0

0

0

ntmin

Chip Select/Load DAC to Write Hołd Time

@25°C Tmin to Tmax

90

nsmin

Data Valid to Write Setup Time

@ 25°C

10

10

nsmin

Data Yalid to Write Hołd Time

Tm,n to Tmax

10

10

nsmin

NOTES

'Maximum possible reference voltage.

K, L Versions: -40°C to +85°C B, C Versions: -40“C to +85°C T, U Versions: -55°C to +125"C

5Sample Tested at 25°C by Product Assurance to ensure compliance. Specifications subject to change without notice.

-2-


REV. B



Wyszukiwarka

Podobne podstrony:
Slm A B C 13.51 16,51 D)1 □ C— REY Ow 12.2.56Nasł. rew. 12.2.57 118 500kg Zwrot terminowy
IMG78 8 14 Przykładową charakterystyką obciążania akumulatora przedstawiono na rys. 16* 1400 ¥ opar
RIKEN Accelerator Progress Report mib¥mxmtaXU*xmi!i $&24# (1990) 6P ®l ¥j3c3^ (1991) 3H2O0 16 ff
2009 11 28;02;16 461360 Rys.3.3. Wyniki 200 pomiarów rezystancji opornika 470 k£2 ± 10% Na podstawi
Untitled Scanned 16 HalakAnyag A’ 1 makk *    1 dió *    Bukkmakkhćj-d
Photograph (16) k    - S3i ^ ± , gjj.jooo-W- Q -z- Ą {^ r^c H 15^^    
Slm A B C 13.51 16,51 D)1 □ C— REY Ow 12.2.56Nasł. rew. 12.2.57 118 500kg Zwrot terminowy
45772 tS76(16 (20) * 1 •A * 1 A i k k A a y * A * A
□ 16:9 & 4:3 — Aspect Ratio4Ć 10 Color Scheme ^ Available in the package
Skanowanie 12 12 17 16 v %oOw±-- ©uldm1’ C -o, A p= I PWs f Pka - &U pU‘-^,l ęklo- ,<L(- <
CCF20101004004 16 1. Wprowadzenie tj. A = d x 10*. Prawidłowy zapis będzie miai postać: x = {a ± d.
(16) ^    °%L~A.Z.1 J,«ArG-<?.X)    “ »Ł-X.Łf ^O.ttf S ^ C^* ~
75180 IMG28 (16) 21    ** •**-•** t*—*.7 §§§ — ‘A.—„    .. "
□    wszyscy dostępni członkowie gospodarstwa domowego, którzy ukończyli 16 lat □

więcej podobnych podstron