4656880267

E

Morę Analysis 8: Synthesis Settings

Specify the settings for the logie options in your project. Assignments madę to an individual node or entiły in the Assignment Editor will override the option settings in this dialog box.

upuon

N arne:    D S P B lock B alancing

Setting:	Auto	3
Description:	Auto	/V
	DSP blocks
Allows you tc	Logic Elements
DSP błock b	Off Simple 18-bit Multipliers
	Simple Multipliers	V

Reset

Reset Ali

Existing option settings:

Name:	Setting:
Auto RAM Replacement	On
Auto RAM to Logic Celi Conversion	Off
Auto Resource Sharing	Off
Auto ROM Replacement	On
Auto Shift Register Replacement	On
Carry Chain Length •• Stratix/Stratix G...	70
DSP Błock Balancing	Auto
Extract Veri!og State Machines	On
Extract VHDL State Machines	On
Force Use of Synchronous Clear Sign...	Off
HDL message level	Level2
Ignore CARRY Buffers	Off
Innnr*a Pń R Pń H F R i iffpr*	ntf

OK

Cancel