6585844224
System Control
Clock Reset
Smart DMA
Timers
GPT
PWM x 2
LDO Supply x 2
PLLx 4
Security
eFuses Sahara v4 TrustZone
RTIC
System Debug
Secure JTAG
Temp
Monitor
System
Buses
Watchdog x 2
EPIT x 2
Power Mgmt. and Analog
32 kHz Oso
SCC v2
SRTC
|
Core/lnternal Memory |
Standard Connectiyity | |||
|
ARM® Cortex™-A8 |
Fast IrDA |
UART x 5 | ||
|
Cache |
ETM |
CSPI |
Keypad | |
|
Neon |
VFP |
PC x 3 |
GPIO | |
|
ROM |
RAM |
Advanced |
C |
ionnectivity |
|
HS USB OTG + PHY |
Ethernet + IEEE* 1588 | |||
|
Multimedia | ||||
|
HS Host + PHY |
CAN x2/MLB 50 | |||
|
GPU | ||||
|
OpenGL ES 2.0 |
OpenVG 1.1 |
HSULPI Host x 2 | ||
|
VPU |
External Memory l/F | |||
|
Video Encode' Decode |
TV Out |
2 GB DDR2/DDR3/LV-DDR2/LP-DDR2 | ||
|
IPU |
External Storage l/F | |||
|
Resizing and Blending |
Image Enhancement |
SLC/MLC NAND |
SATA | |
|
lnversion and Rotation |
Camera Interface |
NOR |
eMMC/SD | |
|
De-lnteriacing/ Combining |
PATA | |||
|
Audio |
Display l/F | |||
|
ESAI |
SPDIF Tx/Rx |
Analog VGA Out |
Parał lei (from IPU) | |
|
SSI/FS x 3 |
ASRC |
LVDS | ||
Wyszukiwarka
Podobne podstrony:
Pentium(r) III Processor Architectural Błock Diagram System Bus 1 Fetch/Decode Control Micro Codę
Boguckip Z. Bartoń Schemat blokowy 3 wzajemnie połączonych systemów Fig. 1. Błock diagram of 3-area
P1020412 3. The błock diagram of a simple example Computer with microprogrammed contro! (presented o
P1020415 Figurę 3.1. The błock diagram of a simple Computer with hardwired control. 0000 0001 INA
img5txt Simulink lets you build błock diagrams, simulate dynamie Systems, evaluate system performanc
IMG6TXT Simulink* lets you build błock diagrams, simulałe dynamie systems, evaluate system performan
86165 Slajd12 (173) TL16C554functional błock diagramt D7-D0 A2-A0 _ CSx IOR, IOW RESET __INTx TXRDY,
i.MX355 Multimedia Applications Processor System Control JTAG/ETM Bootstrap System Reset PLL and Pow
ADG70 Figurę 7. Control Logic Błock Diagram OPERATION WRITE/CONVERT READ NONĘ NONĘ CONTROL AND
05 SL text Simulink lets you build błock diagrams, simulałe dynamie systems, evaluałe system perform
Page17 ControI unit17 Fig. 36 Błock diagram of the control unit tends the valve control pulses by th
więcej podobnych podstron